{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T06:12:34Z","timestamp":1744697554139},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_33","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:14:23Z","timestamp":1269897263000},"page":"312-321","source":"Crossref","is-referenced-by-count":33,"title":["A Flexible Power Model for FPGAs"],"prefix":"10.1007","author":[{"given":"Kara K.W.","family":"Poon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"33_CR1","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/2.976918","volume":"35","author":"A. Allan","year":"2002","unstructured":"A. Allan, D. Edenfeld, W. Joyner Jr, A. Khang, M. Rogers, Y. Zorian: \u201c2001 Technology Roadmap for Semiconductors\u201d. Computer, Vol. 35, Issue 1, Jan 2002, pp. 42\u201353","journal-title":"Computer"},{"key":"33_CR2","unstructured":"G. Lim, R. Saleh, \u201cTrends in Low Power Digital Systems on Chip Design\u201d, in International Symposium on Quality of Electronic Design, March 2002."},{"key":"33_CR3","doi-asserted-by":"crossref","unstructured":"V. George, H. Zhang, J. Rabaey, \u201cThe design of a low energy FPGA\u201d, in proceedings of the Low Power Electronics and Design, August 1999.","DOI":"10.1145\/313817.313920"},{"key":"33_CR4","doi-asserted-by":"crossref","unstructured":"L. Shang, A. S. Kaviani, K. Bathala, \u201cDynamic Power Consumption in Virtex-II FPGA Family\u201d, ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, February 2002.","DOI":"10.1145\/503048.503072"},{"key":"33_CR5","unstructured":"F. G. Wolff, M. J. Knieser, D. J. Weyer, C. A. Papachristou, \u201cHigh-level low power FPGA design methodology\u201dNational Aerospace and Electronics Conference, October 2000."},{"key":"33_CR6","doi-asserted-by":"crossref","unstructured":"A. Garcia, W. Burleson, J. Danger, \u201cPower Modelling in Field Programmable Gate Arrays (FPGA)\u201d,in Proceeding of Field-Programmable Logic and Applications, pp. 396\u2013404, September 1999.","DOI":"10.1007\/978-3-540-48302-1_44"},{"key":"33_CR7","doi-asserted-by":"crossref","unstructured":"L. Shang, N. K. Jha, \u201cHigh-level power modeling of CPLDs and FPGAs\u201d, International Conference on Computer Design, September 2001.","DOI":"10.1109\/ICCD.2001.955002"},{"key":"33_CR8","doi-asserted-by":"crossref","unstructured":"K. Roy, \u201cPower-Dissipation Driven FPGA Place and Route Under Timing Constraints\u201d, IEEE Transactions on Circuits and Systems: Fundamental Theory and Applications, Vol 46, No 5 May 1999","DOI":"10.1109\/81.762929"},{"key":"33_CR9","unstructured":"V. Betz, Architectures and CAD for Speed and Area Optimizations of FPGAs. PhD thesis, University of Toronto, 1998."},{"key":"33_CR10","unstructured":"V. Betz, VPR and T-VPack User\u2019s Manual. version 4.30, March 2000."},{"issue":"4","key":"33_CR11","doi-asserted-by":"publisher","first-page":"446","DOI":"10.1109\/92.335013","volume":"2","author":"F. N. Najm","year":"1994","unstructured":"F. N. Najm, \u201cA Survey of Power Estimation Techniques in VLSI Circuits\u201d, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol 2, No 4, pp 446\u2013455, December 1994.","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"33_CR12","doi-asserted-by":"crossref","unstructured":"G. Yeap, Practical Low Power Digital VLSI Design. Kluwer Academic Publishers, 1998","DOI":"10.1007\/978-1-4615-6065-4"},{"issue":"5","key":"33_CR13","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"S. J. E. Wilton","year":"1996","unstructured":"S. J. E. Wilton, N. P. Jouppi, \u201cCACTI: An Enhanced Cache Access and Cycle Time Model\u201d, in IEEE Journal of Solid-State Circuits, Vol 31, No 5, pp 677\u2013687, May 1996.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"33_CR14","doi-asserted-by":"crossref","unstructured":"D. Eckerbert, P.L. Edefors, \u201cInterconnect-Driven Short-Circuit Power Modeling\u201d, in Proceedings of Euromicro Symposium on Digital Systems, September 2001.","DOI":"10.1109\/DSD.2001.952353"},{"key":"33_CR15","unstructured":"Altera. APEX 20K Programmable Logic Device Family Data Sheet. version 4.1. Altera Corporation. September 2001."},{"key":"33_CR16","unstructured":"Xilinx. Virtex-E 1.8V Field Programmable Gate Arrays Data Sheet. version 2.2. Xilinx Corporation. November 2001."},{"key":"33_CR17","unstructured":"S.M. Kang, Y. Leblebici, CMOS Digital Integated Circuits: Analysis and Design. 1999"},{"key":"33_CR18","doi-asserted-by":"crossref","unstructured":"M. I. Masud, S. J. E. Wilton, \u201cA New Switch Block for Segmented FPGAs\u201d, in Proceeding of Field-Programmable Logic and Applications, pp. 396\u2013404, September 1999.","DOI":"10.1007\/978-3-540-48302-1_28"},{"key":"33_CR19","doi-asserted-by":"crossref","unstructured":"K.Y. Toh, P.K. Ko, R.G. Meyer, \u201cAn Engineering Model for Short-Channel MOS Devices\u201d, IEEE Journal of Solid-State Circuits, Vol. 23, No. 4, August 1988.","DOI":"10.1109\/4.346"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T19:13:00Z","timestamp":1558984380000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_33","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}