{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:40:54Z","timestamp":1725550854344},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_4","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:14:23Z","timestamp":1269897263000},"page":"15-25","source":"Crossref","is-referenced-by-count":4,"title":["Fast Prototyping with Co-operation of Simulation and Emulation"],"prefix":"10.1007","author":[{"given":"Siavash Bayat","family":"Sarmadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seyed Ghassem","family":"Miremadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ghazanfar","family":"Asadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali Reza","family":"Ejlali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Abramovici, M., Breuer, M. A., and Friedman, A. D., Digital Systems Testing and Testable Design, Revised edition, IEEE Press, 1995.","DOI":"10.1109\/9780470544389"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Bauer, J., Bershteyn, M., Kaplan, I., and Vyedin, P., \u201cA Reconfigurable Logic Machine for Fast Event-Driven Simulation\u201d, in Proceedings of ACM\/IEEE Design Automation Conf. (DAC), 1998, pp. 668\u2013671.","DOI":"10.1145\/277044.277214"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Canellas, N., Moreno, J. M., \u201cSpeeding up hardware prototyping by incremental Simulation\/Emulation\u201d, in Proceedings of 11th International Workshop on Rapid System Prototyping, 2000.","DOI":"10.1109\/IWRSP.2000.855203"},{"key":"4_CR4","unstructured":"De Micheli, G., Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994."},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Kirovski, D., Potkonjak, L, Guerra, M., \u201cImproving the Observability and Controllability of Datapaths for Emulation-Based Debugging\u201d, in IEEE trans. CAD of IC and System, 1999.","DOI":"10.1109\/43.806800"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Kirovski, D., Potkonjak, L, Guerra, M., \u201cCut-Based Functional Debugging for Programmable System-on-Chip,\u201d in IEEE trans. on VLSI, 2000.","DOI":"10.1109\/92.820760"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Kudlugi, M., Hassoun, S., Selvidge, C., Pryor, D., \u201cA Transaction-Based Unified Simulation\/Emulation Architecture for Functional Verification,\u201d in Proceedings of 38th ACM\/IEEE Design Automation Conference, 2001, pp. 623\u2013628.","DOI":"10.1145\/378239.379036"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Mittra, S., Principles of Verilog PLI, Kluwer Academic Publishers, 1999.","DOI":"10.1007\/978-1-4615-5161-4"},{"key":"4_CR9","unstructured":"Rowson, J. A., \u201cHardware\/Software Co-Simulation\u201d, in Proceedings of 31st ACM\/IEEE Design Automation Conference, 1996, pp. 439\u2013440."},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Varghese, J., Butts, M., and Batcheller, J., \u201cAn efficient logic emulation system,\u201d IEEE Trans. on VLSI Syst., vol. 1, June 1993, pp. 171\u2013174.","DOI":"10.1109\/92.238418"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Walters, S., \u201cComputer-aided prototyping for ASIC-based system\u201d, IEEE Design Test Comput., June 1991, pp. 4\u201310.","DOI":"10.1109\/54.82034"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T19:11:52Z","timestamp":1558984312000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_4","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}