{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T06:32:08Z","timestamp":1775284328131,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540441083","type":"print"},{"value":"9783540461173","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_71","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T17:14:23Z","timestamp":1269882863000},"page":"687-697","source":"Crossref","is-referenced-by-count":12,"title":["Introducing ReConfigME: An Operating System for Reconfigurable Computing"],"prefix":"10.1007","author":[{"given":"Grant B.","family":"Wigley","sequence":"first","affiliation":[]},{"given":"David A.","family":"Kearney","sequence":"additional","affiliation":[]},{"given":"David","family":"Warren","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"71_CR1","doi-asserted-by":"crossref","unstructured":"G. Brebner, \u201cA Virtual Hardware Operating System for the Xilinx XC6200,\u201d 6th International Workshop on Field-Programmable Logic and Applications (FPL\u201996), Darmstadt, Germany, 1996.","DOI":"10.1007\/3-540-61730-2_35"},{"key":"71_CR2","doi-asserted-by":"crossref","unstructured":"N. Shirazi, W. Luk, and P. Cheung, \u201cAutomating Production of Run-time Reconfigurable Designs,\u201d IEEE Symposium on FPGAs for Custom Computing Machines (FCCM\u201998), Napa Valley, CA, USA, 1998.","DOI":"10.1109\/FPGA.1998.707892"},{"key":"71_CR3","unstructured":"E. Caspi, A. DeHon, and J. Wawrzynek, \u201cA Streaming Multi-Threaded Model,\u201d Third Workshop on Media and Stream Processors, Austin, Texas, 2001."},{"key":"71_CR4","unstructured":"G. Itzstein and D. Kearney, \u201cApplications of Join Java,\u201d Seventh Asia-Pacific Computer Systems Architecture Conference (ACSAC02), Melbourne, Australia, 2002."},{"key":"71_CR5","doi-asserted-by":"crossref","unstructured":"Y. Lamdan and H. Wolfson, \u201cGeometric Hashing: A General and Efficient Model-Based Recognition Scheme,\u201d 2nd International Conference on Computer Vision, 1988.","DOI":"10.1109\/CCV.1988.589995"},{"key":"71_CR6","unstructured":"D. Warren, \u201cPossible Hardware Implementations of Gemetric Hashing,\u201d University of South Australia, Adelaide 2002 2002."},{"key":"71_CR7","unstructured":"S. Guccione, D. Levi, and P. Sundararajan, \u201cJBits: A Java-based Interface for Reconfigurable Computing,\u201d 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD)."},{"key":"71_CR8","unstructured":"P. Healy and M. Creavin, \u201cAn Optimal Algorithm for Rectangle Placement,\u201d University of Limerick, Limerick UL-CSIS-97-1, 1997 1997."},{"key":"71_CR9","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/54.825678","volume":"17","author":"K. Bazargan","year":"2000","unstructured":"K. Bazargan, R. Kastner, and M. Sarrafzadeh, \u201cFast Template Placement for Reconfigurable Computing Systems,\u201d in IEEE Design & Test of Computers, vol. 17, 2000, pp. 68\u201383.","journal-title":"IEEE Design & Test of Computers"},{"key":"71_CR10","doi-asserted-by":"crossref","unstructured":"S. Gehring and S. Ludwig, \u201cThe Trianus System and its Application to Custom Computing,\u201d 6th International Workshop on Field-Programmable Logic and Applications (FPL\u201996), Darmstadt, Germany, 1996.","DOI":"10.1007\/3-540-61730-2_18"},{"key":"71_CR11","doi-asserted-by":"publisher","first-page":"579","DOI":"10.1109\/12.773795","volume":"48","author":"K. Purna","year":"1999","unstructured":"K. Purna and D. Bhatia, \u201cTemporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers,\u201d IEEE Transactions on Computers, vol. 48, pp. 579\u2013590, 1999.","journal-title":"IEEE Transactions on Computers"},{"key":"71_CR12","doi-asserted-by":"crossref","unstructured":"A. Raghavan and P. Sutton, \u201cJPG-A Partial Bitstream Generation Tool to Support Partial Reconfiguration in Virtex FPGAs,\u201d To appear in Reconfigurable Architecture Workshop (RAW02), 2002.","DOI":"10.1109\/IPDPS.2002.1016552"},{"key":"71_CR13","unstructured":"G. Wigley and D. Kearney, \u201cThe Management of Applications for Reconfigurable Computing using an Operating System,\u201d Seventh Asia-Pacific Computer Systems Architecture Conference, Melbourne, Australia, 2002"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_71","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T15:05:33Z","timestamp":1558969533000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_71"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_71","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2002]]}}}