{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:18:55Z","timestamp":1740028735750,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_83","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:14:23Z","timestamp":1269897263000},"page":"806-815","source":"Crossref","is-referenced-by-count":13,"title":["Multitasking Hardware on the SLAAC1-V Reconfigurable Computing System"],"prefix":"10.1007","author":[{"given":"Wesley J.","family":"Landaker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael J.","family":"Wirthlin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad L.","family":"Hutchings","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"83_CR1","doi-asserted-by":"crossref","unstructured":"Steve Trimberger, Dean Carberry, Anders Johnson, and Jennifer Wong. A timemultiplexed FPGA. In J. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 22\u201328, Napa, CA, April 1997.","DOI":"10.1109\/FPGA.1997.624601"},{"key":"83_CR2","doi-asserted-by":"crossref","unstructured":"S. M. Scalera and J. R. Vazquez. The design and implementation of a contextswitching FPGA. In J. M. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 78\u201385, Napa, CA, April 1998.","DOI":"10.1109\/FPGA.1998.707884"},{"key":"83_CR3","doi-asserted-by":"crossref","unstructured":"T. Fujii, K. Furuta, M. Motomura, M. Nomura, M. Mizuno, K. Anjo, K. Wakabayashi, Y. Hirota, Y. Nakazawa, H. Ito, and M. Yamashina. Dynamically reconfigurable logic engine with a multi-context\/multi-mode unified-cell architecture. In Proceedings of the 1999 46th IEEE International Solid-State Circuits Conference (ISSCC\u201999), pages 364\u2013365, 1999.","DOI":"10.1109\/ISSCC.1999.759297"},{"key":"83_CR4","unstructured":"A. Chien and J. H. Byun. Safe and protected execution for the morph\/amrm reconfigurable processor. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, page n\/a, Napa, CA, April 1999. IEEE Computer Society, IEEE."},{"key":"83_CR5","series-title":"Lect Notes Comput Sci","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1007\/3-540-44687-7_50","volume-title":"Field-Programmable Logic and Applications","author":"T. Wheeler","year":"2001","unstructured":"Timothy Wheeler, Paul Graham, Brent Nelson, and Brad Hutchings. Using designlevel scan to improve FPGA design observability and controllability for functional verification. In Field-Programmable Logic and Applications. Proceedings of the 11th International Workshop, FPL 2001, Lecture Notes in Computer Science, pages 483\u2013492. Springer-Verlag, August 2001."},{"key":"83_CR6","unstructured":"Xilinx Corporation. Virtex Series Configuration Architecture User Guide, September 27, 2000. XAPP151 (v1.5)."},{"key":"83_CR7","doi-asserted-by":"crossref","unstructured":"Philip James-Roxby and Steven A. Guccione. Automated extraction of run-time parameterisable cores from programmable device configurations. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM\u2019 00), pages 153\u2013161. IEEE Computer Society, IEEE Computer Society Press, April 2000.","DOI":"10.1109\/FPGA.2000.903402"},{"key":"83_CR8","doi-asserted-by":"crossref","unstructured":"P. Chodowiec, K. Gaj, P. Bellows, and B. Schott. \u201cExperimental testing of the Gigabit IPSec-compliant implementations of rijndael and triple DES using SLAAC1-V FPGA accelerator board\u201d. In Proceedings of 2001 Information Security Conference, pages 220\u2013234, October 2001.","DOI":"10.1007\/3-540-45439-X_15"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_83","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T19:18:20Z","timestamp":1739992700000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_83"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_83","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}