{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:41:36Z","timestamp":1725550896600},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_94","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T17:14:23Z","timestamp":1269882863000},"page":"915-924","source":"Crossref","is-referenced-by-count":8,"title":["HAGAR: Efficient Multi-context Graph Processors"],"prefix":"10.1007","author":[{"given":"Oskar","family":"Mencer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhining","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lorenz","family":"Huelsbergen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"issue":"1","key":"94_CR1","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"W.A. Wulf","year":"1995","unstructured":"W.A. Wulf, S.A. McKee, \u201cHitting the Memory Wall: Implications of the Obvious,\u201d Computer Architecture News, 23(1):20\u201324, March 1995.","journal-title":"Computer Architecture News"},{"doi-asserted-by":"crossref","unstructured":"S.D. Haynes, J. Stone, P.Y.K. Cheung, W. Luk, \u201cVideo Image Processing with the Sonic Architecture,\u201d IEEE Computer, April 2000.","key":"94_CR2","DOI":"10.1109\/2.839321"},{"unstructured":"M. Flynn, \u201cOperations in an Associative Memory,\u201d PhD Thesis, EE Dept., Purdue Univ., June 1961.","key":"94_CR3"},{"unstructured":"J. Hennessy, D. Patterson, \u201cComputer Architecture: A Quantitative Approach,\u201d Morgan Kaufmann, 1990.","key":"94_CR4"},{"unstructured":"T.B. Pei, C. Zukowski, \u201cRouting Tables: Tries and CAMs,\u201d Proc. Infocom 1991.","key":"94_CR5"},{"doi-asserted-by":"crossref","unstructured":"E. Komoto, T. Homma, T. Nakamura, \u201cA High-Speed and Compact-Size JPEG Huffman Decoder using CAM,\u201d Symposium on VLSI Circuits, Kyoto, Digest of Technical Papers ch. 61 v pp. 37\u2013X3, 1993.","key":"94_CR6","DOI":"10.1109\/VLSIC.1993.920528"},{"doi-asserted-by":"crossref","unstructured":"L. Huelsbergen, \u201cA Representation for Dynamic Graphs in Reconfigurable Hardware and its Application to Fundamental Graph Algorithms,\u201d Proc. ACM Int. Symposium on Field Programmable Gate Arrays (FPGA 2000), Monterey, Feb. 2000","key":"94_CR7","DOI":"10.1145\/329166.329190"},{"doi-asserted-by":"crossref","unstructured":"J. Babb, M. Frank, A. Agarwal, \u201cSolving graph problems with dynamic computation structures,. High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, Proc. SPIE 2914, 1996.","key":"94_CR8","DOI":"10.1117\/12.255820"},{"doi-asserted-by":"crossref","unstructured":"A. Dandalis, A. Mei, V.K. Prasanna, \u201cDomain Specific Mapping for Solving Graph Problems on Reconfigurable Devices,\u201d 6th IEEE Reconfigurable Architectures Workshop (RAW), April 1999.","key":"94_CR9","DOI":"10.1007\/BFb0097950"},{"doi-asserted-by":"crossref","unstructured":"O. Mencer, \u201cPAM-Blox II: Design and Evaluation of C++ Module Generation for Computing with FPGAs,\u201d IEEE Symposium on Field Programmable Custom Computing Machines, FCCM, Napa Valley, CA, 2002.","key":"94_CR10","DOI":"10.1109\/FPGA.2002.1106662"},{"doi-asserted-by":"crossref","unstructured":"P. Bertin, D. Roncin, J. Vuillemin, \u201cProgrammable Active Memories: A Performance Assessment,\u201d ACM FPGA Conference, Monterey, Feb. 1992.","key":"94_CR11","DOI":"10.1007\/3-540-56731-3_12"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_94","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T15:17:29Z","timestamp":1558970249000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_94"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_94","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}