{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:02:48Z","timestamp":1742385768503},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540436744"},{"type":"electronic","value":"9783540478478"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-47847-7_14","type":"book-chapter","created":{"date-parts":[[2007,6,2]],"date-time":"2007-06-02T05:43:29Z","timestamp":1180763009000},"page":"146-159","source":"Crossref","is-referenced-by-count":5,"title":["High Performance and Energy Efficient Serial Prefetch Architecture"],"prefix":"10.1007","author":[{"given":"Glenn","family":"Reinman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad","family":"Calder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Todd","family":"Austin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,29]]},"reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. Clock rate versus ipc: The end of the road for conventional microarchitectures. In 27th Annual International Symposium on Computer Architecture, 2000.","DOI":"10.1145\/339647.339691"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In 27th Annual International Symposium on Computer Architecture, 2000.","DOI":"10.1145\/339647.339657"},{"key":"14_CR3","volume-title":"Technical Report CS-TR-97-1342","author":"D. C. Burger","year":"1997","unstructured":"D. C. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison, June 1997."},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"G. Chrysos and J. Emer. Memory dependence prediction using store sets. In 25th Annual International Symposium on Computer Architecture, June 1998.","DOI":"10.1109\/ISCA.1998.694770"},{"key":"14_CR5","unstructured":"J. Montanaro et al. A 160 mhz 32b 0.5w cmos risc microprocessor. In Digital Technical Journal, August 1997."},{"key":"14_CR6","unstructured":"L. Gwennap. Power issues may limit future cpus. Microprocessor Report, August 1996."},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"H. Igehy, M. Eldridge, and K. Proudfoot. Prefetching in a texture cache architecture. In Proceedings of the 1998 Eurographics\/SIGGRAPH Workshop on Graphics Hardware, 1999.","DOI":"10.1145\/285305.285321"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"R. Kessler. The alpha 21264 microprocessor. In IEEE Micro, April 1999.","DOI":"10.1109\/40.755465"},{"key":"14_CR9","unstructured":"J. McCormack, R. McNamara, C. Gianos, L. Seiler, N. Jouppi, and K. Correll. Neon: a single-chip 3d workstation graphics accelerator. In Proceedings of the 1998 EUROGRAPHICS\/SIGGRAPH workshop on Graphics Hardware, 1999."},{"key":"14_CR10","unstructured":"S. McFarling. Combining branch predictors. Technical Report TN-36, Digital Equipment Corporation, Western Research Lab, June 1993."},{"key":"14_CR11","unstructured":"J. Rabaey. Digital Integrated Circuits. Prentice Hall Electronics and VLSI Series., 1996."},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"G. Reinman, T. Austin, and B. Calder. A scalable front-end architecture for fast instruction delivery. In 26th Annual International Symposium on Computer Architecture, May 1999.","DOI":"10.1109\/ISCA.1999.765954"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"G. Reinman, B. Calder, and T. Austin. Fetch directed instruction prefetching. In 32st International Symposium on Microarchitecture, November 1999.","DOI":"10.1109\/MICRO.1999.809439"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"G. Reinman, B. Calder, and T. Austin. Optimizations enabled by a decoupled front-end architecture. In IEEE Transactions on Computers, April 2001.","DOI":"10.1109\/12.919279"},{"key":"14_CR15","unstructured":"G. Reinman and N. Jouppi. Cacti version 2.0. http:\/\/www.research.digital.com\/wrl\/people\/jouppi\/CACTI.html , June 1999."},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In International Conference on Parallel Architectures and Compilation Techniques, September 2001.","DOI":"10.1109\/PACT.2001.953283"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"B. Solomon, A. Mendelson, D. Orenstien, Y. Almog, and R. Ronen. Micro-operation cache: A power aware frontend for variable instruction length isa. In International Symposium on Low Power Electronics and Design, 2001.","DOI":"10.1145\/383082.383085"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-47847-7_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T16:07:42Z","timestamp":1556467662000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-47847-7_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540436744","9783540478478"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/3-540-47847-7_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2002]]}}}