{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T22:10:10Z","timestamp":1737065410724,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540436744"},{"type":"electronic","value":"9783540478478"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-47847-7_24","type":"book-chapter","created":{"date-parts":[[2007,6,2]],"date-time":"2007-06-02T05:43:29Z","timestamp":1180763009000},"page":"281-290","source":"Crossref","is-referenced-by-count":1,"title":["Speculative Clustered Caches for Clustered Processors"],"prefix":"10.1007","author":[{"given":"Dana S.","family":"Henry","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriel H.","family":"Loh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahul","family":"Sami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,29]]},"reference":[{"key":"24_CR1","doi-asserted-by":"crossref","unstructured":"Amirali Baniasadi and Andreas Moshovos. Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors. In Proceedings of the 33rd International Symposium on Microarchitecture, 2000.","DOI":"10.1145\/360128.360165"},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"Doug Burger and Todd M. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report 1342, University of Wisconsin, June 1997.","DOI":"10.1145\/268806.268810"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"Keith I. Farkas, Paul Chow, Norman P. Jouppi, and Zvonko Vranesic. The Multicluster Architecture: Reducing Cycle Time Through Partitioning. In Proceedings of the 30th International Symposium on Microarchitecture, 1997.","DOI":"10.1109\/MICRO.1997.645806"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"Daniel H. Friendly, Sanjay J. Patel, and Yale N. Patt. Alternative Fetch and Issue Techniques From the Trace Cache Mechanism. In Proceedings of the 30th International Symposium on Microarchitecture, 1997.","DOI":"10.1109\/MICRO.1997.645794"},{"key":"24_CR5","unstructured":"Bruce A. Gieseke, Randy L. Allmon, Daniel W. Bailey, Bradley J. Benschneider, and Sharon M. Britton. A 600MHz Superscalar RISC Microprocessor with Out-Of-Order Execution. In Proceedings of the International Solid-State Circuits Conference, 1997."},{"key":"24_CR6","unstructured":"Sridhar Gopal, T. N. Vijaykumar, James E. Smith, and Gurindar S. Sohi. Speculative Versioning Cache. In Proceedings of the 4th International Symposium on High Performance Computer Architecture, 1998."},{"key":"24_CR7","doi-asserted-by":"crossref","unstructured":"Lance Hammond, Ben Hubbert, Michael Siu, Manohar Prabhu, Mike Chen, and Kunle Olukotun. The Stanford Hydra CMP. IEEE Micro Magazine, March-April 2000.","DOI":"10.1109\/40.848474"},{"key":"24_CR8","unstructured":"Glenn Hinton, Dave Sager, Mike Upton, Darrell Boggs, Doug Karmean, Alan Kyler, and Patrice Roussel. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, Q1 2001."},{"key":"24_CR9","unstructured":"G. A. Kemp and Manoj Franklin. PEWs: A Decentralized Dynamic Scheduler for ILP Processing. In Proceedings of the Proceedings of the International Conference on Parallel Processing, 1996."},{"key":"24_CR10","doi-asserted-by":"crossref","unstructured":"R. E. Kessler. The Alpha 21264 Microprocessor. IEEE Micro Magazine, March-April 1999.","DOI":"10.1109\/40.755465"},{"key":"24_CR11","doi-asserted-by":"crossref","unstructured":"Chih-Chieh Lee, I-Cheng K. Chen, and Trevor N. Mudge. The Bi-Mode Branch Predictor. In Proceedings of the 30th International Symposium on Microarchitecture, pages 4\u201313, December 1997.","DOI":"10.1109\/MICRO.1997.645792"},{"key":"24_CR12","unstructured":"Scott McFarling. Combining Branch Predictors. TN 36, Compaq Computer Corporation Western Research Laboratory, June 1993."},{"key":"24_CR13","unstructured":"Dirk Meyer. AMD-K7 Technology Presentation. Microprocessor Forum, October 1998."},{"key":"24_CR14","doi-asserted-by":"crossref","unstructured":"Subbarao Palacharla, Norman P. Jouppi, and James E. Smith. Complexity-Effective Superscalar Processors. In Proceedings of the 24th International Symposium on Computer Architecture, June 1997.","DOI":"10.1145\/264107.264201"},{"key":"24_CR15","doi-asserted-by":"crossref","unstructured":"Narayan Ranganathan and Manoj Franklin. An Empirical Study of Decentralized ILP Execution Models. In Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems, October 1998.","DOI":"10.1145\/291069.291061"},{"key":"24_CR16","doi-asserted-by":"crossref","unstructured":"E. Rotenberg, S. Bennett, and J. E. Smith. Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching. In Proceedings of the 29th International Symposium on Microarchitecture, December 1996.","DOI":"10.1109\/MICRO.1996.566447"},{"key":"24_CR17","doi-asserted-by":"crossref","unstructured":"Eric Rotenberg, Quinn Jacobson, Yiannakis Sazeides, and Jim Smith. Trace Processors. In Proceedings of the 30th International Symposium on Microarchitecture, December 1997.","DOI":"10.1109\/MICRO.1997.645805"},{"key":"24_CR18","doi-asserted-by":"crossref","unstructured":"Gurindar S. Sohi, Scott E. Breach, and T. N. Vijaykumar. Multiscalar Processors. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 414\u2013425, 1995.","DOI":"10.1145\/223982.224451"},{"key":"24_CR19","unstructured":"The Standard Performance Evaluation Corporation. WWW Site. http:\/\/www.spec.org ."}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-47847-7_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T21:33:24Z","timestamp":1737063204000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-47847-7_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540436744","9783540478478"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-47847-7_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2002]]}}}