{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:34:02Z","timestamp":1725485642260},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540436744"},{"type":"electronic","value":"9783540478478"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-47847-7_27","type":"book-chapter","created":{"date-parts":[[2007,6,2]],"date-time":"2007-06-02T05:43:29Z","timestamp":1180763009000},"page":"310-320","source":"Crossref","is-referenced-by-count":3,"title":["An EPIC Processor with Pending Functional Units"],"prefix":"10.1007","author":[{"given":"Lori","family":"Carter","sequence":"first","affiliation":[]},{"given":"Weihaw","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"Brad","family":"Calder","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,29]]},"reference":[{"key":"27_CR1","unstructured":"IA-64 Application Instruction Set Architecture Guide, Revision 1.0, 1999."},{"key":"27_CR2","unstructured":"Itanium Processor Microarchitecture Reference:for Software Optimization, 2000. \n                    http:\/\/www.developer.intel.com\/design\/ia64\/itanium.htm\n                    \n                  ."},{"key":"27_CR3","unstructured":"2001-a processor odyssey: the first ever McKinley processor is demonstrated by hp and Intel at Intel\u2019s developer forum, February 2001. \n                    http:\/\/www.hp.com\/products1\/itanium\/news_events\/archives\/NIL0014KJ.html\n                    \n                  ."},{"key":"27_CR4","volume-title":"Technical Report CS-TR-97-1342","author":"D.C. Burger","year":"1997","unstructured":"D.C. Burger and T.M. Austin. The Simplescalar Tool Set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison, Jun 1997."},{"key":"27_CR5","unstructured":"COMPAQ Computer Corp. Alpha 21264 microprocessor hardware reference manual, July 1999."},{"key":"27_CR6","unstructured":"S. Eranian and D. Mosberger. The Linux\/IA64 Project: Kernel Design and Status Update. Technical Report HPL-2000-85, HP Labs, June 2000."},{"key":"27_CR7","unstructured":"G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the pentium 4 processor. Intel Technology Journal Q1, 2001."},{"key":"27_CR8","doi-asserted-by":"crossref","unstructured":"B. R. Rau. Dynamically scheduled vliw processors. In Proceedings of the 26th Annual Intl. Symp. on Microarchitecture, pages 80\u201392, December 1993.","DOI":"10.1109\/MICRO.1993.282744"},{"key":"27_CR9","doi-asserted-by":"crossref","unstructured":"H. Sharangpani and K. Arora. Itanium processor microarchitecture. In IEEE MICRO, pages 24\u201343, 2000.","DOI":"10.1109\/40.877948"},{"key":"27_CR10","doi-asserted-by":"crossref","unstructured":"T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, September 2001.","DOI":"10.1109\/PACT.2001.953283"},{"key":"27_CR11","volume-title":"Design of a Computer, the Control Data 6600","author":"J. E. Thornton","year":"1970","unstructured":"J. E. Thornton. Design of a Computer, the Control Data 6600, 1970. Scott, Foresman, Glenview, Ill."},{"issue":"1","key":"27_CR12","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"R. M. Tomasulo","year":"1967","unstructured":"R. M. Tomasulo. An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal of Research and Development, 11(1):25\u201333, 1967.","journal-title":"IBM Journal of Research and Development"},{"key":"27_CR13","doi-asserted-by":"crossref","unstructured":"P. H. Wang, H. Wang, R. M. Kling, K. Ramakrishnan, and J. P. Shen. Register renaming for dynamic execution of predicated code. In Proceedings of the 7th International Symposium on High Performance Computer Architecture, February 2001.","DOI":"10.1109\/HPCA.2001.903248"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-47847-7_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,17]],"date-time":"2019-02-17T02:51:03Z","timestamp":1550371863000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-47847-7_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540436744","9783540478478"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-47847-7_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2002]]}}}