{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:13:35Z","timestamp":1742386415404,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":38,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540436744"},{"type":"electronic","value":"9783540478478"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-47847-7_8","type":"book-chapter","created":{"date-parts":[[2007,6,2]],"date-time":"2007-06-02T05:43:29Z","timestamp":1180763009000},"page":"64-77","source":"Crossref","is-referenced-by-count":5,"title":["Minerva: An Adaptive Subblock Coherence Protocol for Improved SMP Performance"],"prefix":"10.1007","author":[{"given":"Jeffrey B.","family":"Rothman","sequence":"first","affiliation":[]},{"given":"Alan Jay","family":"Smith","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,29]]},"reference":[{"key":"8_CR1","unstructured":"Craig Anderson and Jean-Loup Baer. Design and Evaluation of a Subblock Cache Coherence Protocol for Bus-Based Multiprocessors. Technical Report TR-94-05-02, University of Washington, May 1994."},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Craig Anderson and Jean-Loup Baer. Two Techniques for Improving Performance on Bus-based Multiprocessors. In Proc. First IEEE Symposium on High-Performance Computer Architecture, pages 264\u2013275, Raleigh, NC, January 22\u201325 1995.","DOI":"10.1109\/HPCA.1995.386536"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"J. K. Archibald. A cache coherence approach for large multiprocessor systems. Proc. 2nd International Conference on Supercomputing, pages 337\u2013345, July 1988.","DOI":"10.1145\/55364.55397"},{"key":"8_CR4","unstructured":"William J. Bolosky and Michael L. Scott. False Sharing and its Effect on Shared Memory Performance. In Proc. USENIX Symposium on Experiences with Distributed and Multiprocessor Systems, pages 57\u201371, San Diego, CA, September 22\u201323 1993."},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Yung-Syau Chen and Michel Dubois. Cache Protocols with Partial Block Invalidations. In Proc. Seventh International Parallel Processing Symposium, pages 16\u201323, Newport, CA, April 13\u201316 1993.","DOI":"10.1109\/IPPS.1993.262850"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Fredrik Dahlgren, Michel Dubois, and Per Stenstr\u00f6m. Combined Performance Gains of Simple Cache Protocol Extensions. In Proc. 21st Annual International Symposium on Computer Architecture, pages 187\u2013197, Chicago, IL, April 18\u201321 1994.","DOI":"10.1109\/ISCA.1994.288150"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Czarek Dubnicki and Thomas J. LeBlanc. Adjustable Block Size Coherent Caches. In Proc. 19th Annual International Symposium on Computer Architecture, pages 170\u2013180, Gold Coast, Queensland, Australia, May 19\u201321 1992.","DOI":"10.1145\/146628.139725"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Michel Dubois, Jonas Skeppstedt, Livio Ricciulli, Krishnan Ramamurthy, and Per Stenstr\u00f6m. The Detection and Elimination of Useless Misses in Multiprocessors. In Proc. 20th Annual International Symposium on Computer Architecture, pages 88\u201397, San Diego, CA, May 16\u201319 1993.","DOI":"10.1145\/173682.165145"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Michel Dubois, Jonas Skeppstedt, and Per Strenstr\u00f6m. Essential Misses and Data Traffic in Coherence Protocols. Journal of Parallel and Distributed Computing, pages 108\u2013125, September 1995.","DOI":"10.1006\/jpdc.1995.1112"},{"key":"8_CR10","first-page":"I-377","volume-title":"Proc. 1991 International Conference on Parallel Processing","author":"S. J. Eggers","year":"1991","unstructured":"Susan J. Eggers and Tor E. Jeremiassen. Eliminating False Sharing. In Proc. 1991 International Conference on Parallel Processing, pages I-377\u2013I-381, St. Charles, IL, August 12\u201317 1991."},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Susan J. Eggers and Randy H. Katz. A Characterization of Sharing in Parallel Programs And Its Applicibility to Coherency Protocol Evaluation. In Proc. 15th Annual International Symposium on Computer Architecture, pages 373\u2013382, Honolulu, HI, May 30\u2013June 2 1988.","DOI":"10.1109\/ISCA.1988.5248"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Susan J. Eggers and Randy H. Katz. Evaluating the Performance of Four Snooping Cache Coherency Protocols. In Proc. 16th Annual International Symposium on Computer Architecture, pages 2\u201315, Jerusalem, Israel, May 28\u2013June 1 1989.","DOI":"10.1145\/74925.74927"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Susan J. Eggers and Randy H. Katz. The Effect of Sharing on the Cache and Bus Performance of Parallel Programs. In Proc. Third International Conference on Architectural Support for Programming Languages and Operating Systems, pages 257\u2013270, Boston, MA, April 3\u20136 1989. ACM.","DOI":"10.1145\/70082.68206"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Jeffrey D. Gee and Alay Jay Smith. Evaluation of Cache Consistency Algorithm Performance. In Proc. Fourth International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, pages 236\u2013248, San Jose, CA, February 1\u20133 1996.","DOI":"10.1109\/MASCOT.1996.501025"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Stephen R. Goldschmidt and John L. Hennessy. The Accuracy of Trace-Driven Simulation of Multiprocessors. In Proc. 1993 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 146\u2013157, Santa Clara, CA, May 10\u201314 1993.","DOI":"10.1145\/166955.167001"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"James R. Goodman. Coherency For Multiprocessor Virtual Address Caches. In Proc. 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, pages 72\u201381, Palo Alto, CA, October 5\u20138 1987.","DOI":"10.1145\/36204.36186"},{"key":"8_CR17","unstructured":"John Hennessy and David A. Patterson. Computer Architecture, A Quantitative Approach. Morgan-Kaufmann, 2nd edition, 1996."},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Mark D. Hill and Alan Jay Smith. Experimental Evaluation of On-Chip Microprocessor Cache Memories. In Proc. 11th Annual International Symposium on Computer Architecture, pages 158\u2013166, Ann Arbor, MI, June 5\u20137 1984.","DOI":"10.1145\/800015.808178"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Tor E. Jeremiassen and Susan J. Eggers. Reducing False Sharing on Shared Memory Multiprocessors through Compile Time Data Transformations. In Proc. Fifth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 179\u2013188, Santa Barbara, CA, July 19\u201321 1995.","DOI":"10.1145\/209936.209955"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Norman P. Jouppi. Cache Write Policies and Performance. In Proc. 20th Annual International Symposium on Computer Architecture, pages 191\u2013201, San Diego, California, May 16\u201319 1993.","DOI":"10.1145\/173682.165154"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"Murali Kadiyala and Laxmi N. Bhuyan. A Dynamic Cache Sub-block Design to Reduce False Sharing. In Proc. International Conference on Computer Design: VLSI in Computers and Processors, pages 313\u2013318, Austin, TX, October 2\u20134 1995.","DOI":"10.1109\/ICCD.1995.528827"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"David J. Lilja. Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons. ACM Computing Surveys, 25(3):303\u2013338, September 1993.","DOI":"10.1145\/158439.158907"},{"issue":"1","key":"8_CR23","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1147\/sj.71.0015","volume":"7","author":"J. S. Liptay","year":"1968","unstructured":"J. S. Liptay. Structural Aspects of the System\/360 Model 85, Part II: The Cache. IBM Systems Journal, 7(1):15\u201321, 1968.","journal-title":"IBM Systems Journal"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"H\u00e5kan Nilsson and Per Stenstr\u00f6m. An Adaptive Update-Based Cache Coherence Protocol for Reduction of Miss Rate and Traffic. In C. Halatsis, D. Maritsas, G. Philokyprou, and S. Theodoridis, editors, Proc. PARLE\u2019 94 (Parallel Architectures and Languages Europe), pages 363\u2013374, Athens, Greece, July 4\u20138 1994.","DOI":"10.1007\/3-540-58184-7_115"},{"key":"8_CR25","doi-asserted-by":"crossref","unstructured":"Vijay S. Pai, Parthasarathy Ranganathan, and Sarita V. Adve. The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology. In Proc. The third International Symposium on High-Performance Computer Architecture, pages 72\u201383, San Antonio, TX, February 1\u20135 1997.","DOI":"10.1109\/HPCA.1997.569611"},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Mark S. Papamarcos and Janak H. Patel. A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories. In Proc. 11th Annual International Symposium on Computer Architecture, pages 348\u2013354, Ann Arbor, MI, June 5\u20137 1984.","DOI":"10.1145\/773453.808204"},{"key":"8_CR27","doi-asserted-by":"crossref","unstructured":"Steven Przybylski. The Performance Impact of Block Sizes and Fetch Strategies. In Proc. 17th Annual International Symposium on Computer Architecture, pages 160\u2013169, Seattle, WA, May 28\u201331 1990.","DOI":"10.1145\/325096.325135"},{"key":"8_CR28","volume-title":"Technical Report UCB\/CSD-99-1087","author":"J. B. Rothman","year":"1999","unstructured":"Jeffrey B. Rothman and Alan Jay Smith. Minerva: An Adaptive Subblock Coherence Protocol for Improved SMP Performance. Technical Report UCB\/CSD-99-1087, Computer Science Division, University of California, Berkeley, December 1999."},{"key":"8_CR29","doi-asserted-by":"crossref","unstructured":"Jeffrey B. Rothman and Alan Jay Smith. Multiprocessor Memory Reference Generation Using Cerberus. In Seventh International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS\u2019 99), pages 278\u2013287, College Park, MD, October 24\u201328 1999.","DOI":"10.1109\/MASCOT.1999.805065"},{"key":"8_CR30","doi-asserted-by":"crossref","unstructured":"Jeffrey B. Rothman and Alan Jay Smith. The Pool of Subsectors Cache Design. In Proc. International Conference on Supercomputing, pages 31\u201342, Rhodes, Greece, June 20\u201325 1999.","DOI":"10.1145\/305138.305156"},{"key":"8_CR31","doi-asserted-by":"crossref","unstructured":"Jeffrey B. Rothman and Alan Jay Smith. Analysis of Shared Memory Misses and Reference Patterns. In Proc. International Conference on Computer Design (ICCD2000), September 17\u201320 2000.","DOI":"10.1109\/ICCD.2000.878285"},{"key":"8_CR32","unstructured":"Jeffrey B. Rothman and Alan Jay Smith. Sector Cache Design and Performance. In Eighth International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS 2000), August 29\u2013September 1 2000."},{"key":"8_CR33","doi-asserted-by":"crossref","unstructured":"Andr\u00e9 Seznec. Decoupled Sectored Caches: conciliating low tag implementation cost and low miss ratio. In Proc. 21st Annual International Symposium on Computer Architecture, pages 384\u2013393, Chicago, IL, April 18\u201321 1994.","DOI":"10.1109\/ISCA.1994.288133"},{"key":"8_CR34","unstructured":"Jaswinder Pal Singh, Wolf-Dietrich Weber, and Anoop Gupta. SPLASH: Stanford Parallel Applications for Shared-Memory. Technical report, Stanford University, June 1992. Report No. CSL-TR-92-526."},{"key":"8_CR35","doi-asserted-by":"crossref","unstructured":"Per Stenstr\u00f6m. A Survey of Cache Coherence Schemes for Multiprocessors. IEEE Computer, 23(6):12\u201325, June 1990.","DOI":"10.1109\/2.55497"},{"key":"8_CR36","unstructured":"Josep Torrellas, Monica S. Lam, and John L. Hennessy. Measurement, Analysis, and Improvement of the Cache Behavior of Shared Data in Cache Coherent Multiprocessors. Technical report, Stanford University, February 1990. Report No. CSL-TR-90-412."},{"key":"8_CR37","doi-asserted-by":"crossref","unstructured":"Josep Torrellas, Monica S. Lam, and John L. Hennessy. False Sharing and Spatial Locality in Multiprocessor Caches. IEEE Transactions on Computers, 43(6):651\u2013663, June 1994.","DOI":"10.1109\/12.286299"},{"key":"8_CR38","doi-asserted-by":"crossref","unstructured":"Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proc. 22nd Annual International Symposium on Computer Architecture, pages 24\u201336, Santa Margherita Ligure, Italy, June 22\u201324 1995.","DOI":"10.1145\/223982.223990"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-47847-7_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T21:33:26Z","timestamp":1737063206000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-47847-7_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540436744","9783540478478"],"references-count":38,"URL":"https:\/\/doi.org\/10.1007\/3-540-47847-7_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2002]]}}}