{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:49:40Z","timestamp":1746060580161},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540437864"},{"type":"electronic","value":"9783540480518"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-48051-x_50","type":"book-chapter","created":{"date-parts":[[2007,5,18]],"date-time":"2007-05-18T12:49:55Z","timestamp":1179492595000},"page":"507-514","source":"Crossref","is-referenced-by-count":11,"title":["Reliability Bounds for Large Multistage Interconnection Networks"],"prefix":"10.1007","author":[{"given":"Nasser S.","family":"Fard","sequence":"first","affiliation":[]},{"given":"Indra","family":"Gunawan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,7,4]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Adams III, G. B. and Siegel, H. J. \u201cThe Extra Stage Cube: A Fault Tolerant Interconnection Network for Supersystems\u201d. IEEE Transactions on Computer. 1982. pp. 443\u2013454.","key":"50_CR1","DOI":"10.1109\/TC.1982.1676021"},{"issue":"1","key":"50_CR2","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1109\/24.24587","volume":"38","author":"C. Booting","year":"1994","unstructured":"Booting, C., Rai, S., and Agrawal, D. P. \u201cReliability Computation of Multistage Interconnection Networks\u201d. IEEE Transactions on Reliability. Vol. 38, No. 1. 1994. pp. 138\u2013145.","journal-title":"IEEE Transactions on Reliability"},{"unstructured":"Fard, N. and Gunawan, I. \u201cPerformance Improvement in Communication Network Systems\u201d. Proceedings of IV SIMPOI\/POMS 2001. August 11\u201314, 2001. Guaruja\/SP. 2001.","key":"50_CR3"},{"doi-asserted-by":"crossref","unstructured":"Ni, L. M. \u201cIssues in Designing Truly Scalable Interconnection Networks\u201d. Proceedings of the 1996 ICPP Workshop on Challenges for Parallel Processing. 1996. pp. 74\u201383.","key":"50_CR4","DOI":"10.1109\/ICPPW.1996.538592"},{"key":"50_CR5","first-page":"89","volume":"18","author":"K. J. Thurber","year":"1979","unstructured":"Thurber, K. J. \u201cParallel Processor Architectures\u2014Part 1: General Purpose Systems\u201c. Computer Design. Vol. 18 (1979). pp. 89\u201397.","journal-title":"Computer Design"}],"container-title":["Lecture Notes in Computer Science","Applied Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48051-X_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T13:56:19Z","timestamp":1550325379000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48051-X_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540437864","9783540480518"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-48051-x_50","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2002]]}}}