{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:09:43Z","timestamp":1725484183737},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540437925"},{"type":"electronic","value":"9783540480860"}],"license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-48086-2_50","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T06:54:50Z","timestamp":1180335290000},"page":"458-465","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Implementation of Givens QR-Decomposition in FPGA"],"prefix":"10.1007","author":[{"given":"Anatoli","family":"Sergyienko","sequence":"first","affiliation":[]},{"given":"Oleg","family":"Maslennikov","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,6,6]]},"reference":[{"key":"50_CR1","first-page":"4","volume":"38","author":"W. Roelands","year":"2000","unstructured":"Roelands, W.: Platform FPGA-the Future of Logic Design. XESS Journal. V38, N4 (2000) 4\u20137","journal-title":"XESS Journal"},{"key":"50_CR2","volume-title":"VLSI processor arrays","author":"S.Y. Kung","year":"1988","unstructured":"Kung, S.Y.: VLSI processor arrays. Prentice Hall, Englewood Cliffs (1988)."},{"key":"50_CR3","volume-title":"Systolic algorithms and architectures","author":"P. Quinton","year":"1991","unstructured":"Quinton, P., Robert, Y.: Systolic algorithms and architectures. Prentice Hall, Englewood Cliffs (1991)."},{"unstructured":"Kanevski, J.S., Sergyienko, A.M., Piech, H.: A method for the structural synthesis of pipelined array processors. In: Proc. 1-st Int. Conf. \u201dParallel Processing and Applied Mathematics\u201d, PPAM\u201994, Cz\u0119stochowa (Poland), Sept. 14\u201316 (1994) 100\u2013108.","key":"50_CR4"},{"unstructured":"Guzinski, A., Kanevski, J.S., Sergyienko, A.M.: A method for mapping unimodular loops into application-specific parallel architectures.In: Proc. 2-nd Int. Conf. on Parallel Processing and Applied Math.-PPAM\u201997, Zakopane (Poland) (1997) 362\u2013371.","key":"50_CR5"},{"unstructured":"Kanevski, Ju.S., Wyrzykowski, R., Maslennikov, O.V.: Mapping Recursive Algorithms into Processor Arrays. In: Proc. of the Int. Workshop \u201dParallel Numer-ics\u201994\u201d, Smolenice (1994) 169\u2013191.","key":"50_CR6"},{"key":"50_CR7","first-page":"300","volume":"12","author":"J. Gjotze","year":"1991","unstructured":"Gjotze, J. and Schwiegelsohn. A Square root and division free Givens rotation for solving least square problems on systolic arrays. SIAM J. Sci. Statist. Comput, vol. 12, N4 (1991) 300\u2013807.","journal-title":"SIAM J. Sci. Statist. Comput"},{"key":"50_CR8","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1007\/BF00930615","volume":"4","author":"M. Valero-Garcia","year":"1992","unstructured":"Valero-Garcia, M., Navarro, J.J., Llaberia, J.M., Valero, M. and Lang, T.: A method for implementation of one-dimensional systolic algorithms with data contraflow using pipelined functional units. J. of VLSI Signal Processing, vol. 4, (1992) 7\u201325.","journal-title":"J. of VLSI Signal Processing"},{"key":"50_CR9","first-page":"113","volume-title":"Conf. on Advanced Research in VLSI","author":"D.H. Heller","year":"1982","unstructured":"Heller, D.H., Ipsen, I.C.F.: Systolic Networks for Orthogonal Equivalence Transformations and their Application. Conf. on Advanced Research in VLSI. Cambridge. MA; M.I.T. Press (1982) 113\u2013122."},{"issue":"1","key":"50_CR10","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1109\/MC.1982.1653828","volume":"15","author":"H.M. Ahmed","year":"1982","unstructured":"Ahmed, H.M., Desolme, J.M. and Morf, M.: Higly Concurrent computing structures for matrix arithmetic and signal processing. Computer, vol. 15, N1 (1982) 65\u201382.","journal-title":"Computer"},{"key":"50_CR11","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1137\/0905007","volume":"V1","author":"A. Bojanczyk","year":"1984","unstructured":"A. Bojanczyk, R.P. Brent, H.T. Kung. Numerically stable solution for dense systems of linear equations using mesh-connected processors. SIAM J. Sci. Statist. Comput. V1 (1984) 95\u2013104.","journal-title":"SIAM J. Sci. Statist. Comput"},{"key":"50_CR12","first-page":"19","volume":"IV","author":"W.M. Gentleman","year":"1981","unstructured":"Gentleman, W.M., Kung, H.T.: Matrix triangularization by systolic arrays. Proc. SPIE, Real-Time Signal Processing IV (1981) 19\u201326.","journal-title":"Proc. SPIE, Real-Time Signal Processing"},{"key":"50_CR13","doi-asserted-by":"publisher","first-page":"452","DOI":"10.1137\/0907030","volume":"7","author":"F.T. Luk","year":"1986","unstructured":"Luk, F.T.: A rotation method for computing the QR-decomposition, SIAM J. Sci. Statist. Comput. V7 (1986) 452\u2013459.","journal-title":"SIAM J. Sci. Statist. Comput"},{"unstructured":"Schwiegelshohn, V.: One-and two-dimensional arrays for least squares problems. In: Proc. Int. Conf. on Acoust., Speech and Signal Processing, Dallas, T.X. (1987) 791\u2013794.","key":"50_CR14"},{"key":"50_CR15","doi-asserted-by":"crossref","first-page":"899","DOI":"10.1137\/0908073","volume":"6","author":"J. Chun","year":"1987","unstructured":"Chun, J., Kailath, T., Lev-Ari H.: Fast parallel algorithms for QR and triangular factorization. SIAM J. Sci. Statist. Comput. V6 (1987) 899\u2013913.","journal-title":"SIAM J. Sci. Statist. Comput"},{"unstructured":"Sergyienko, A., Kanevski, J., Maslennikov, O., Wyrzykowski, R.: Mapping Regular Algorithms into Processor Arrays using Program Pipelining. Proc. 1st Int. Conf. on Parallel Computing in Electrical Engineering-PARELEC\u201998, Bialystok, Sept. 2-5, Poland (1998) 362\u2013371.","key":"50_CR16"}],"container-title":["Lecture Notes in Computer Science","Parallel Processing and Applied Mathematics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48086-2_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:21:54Z","timestamp":1558272114000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48086-2_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540437925","9783540480860"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-48086-2_50","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2002]]},"assertion":[{"value":"6 June 2002","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}