{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:43:08Z","timestamp":1749620588048,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540665595"},{"type":"electronic","value":"9783540481539"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/3-540-48153-2_13","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:13:28Z","timestamp":1269897208000},"page":"157-172","source":"Crossref","is-referenced-by-count":7,"title":["Automatic Error Correction of Large Circuits Using Boolean Decomposition and Abstraction"],"prefix":"10.1007","author":[{"given":"Dirk W.","family":"Hoffmann","sequence":"first","affiliation":[]},{"given":"Thomas","family":"Kropf","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,6,3]]},"reference":[{"issue":"1","key":"13_CR1","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/43.3141","volume":"7","author":"M. S. Abadir","year":"1988","unstructured":"M. S. Abadir, J. Ferguson, and T. E. Kirkland. Logic design verification via test generation. IEEE Transactions on CAD, 7(1):138\u2013148, January 1988.","journal-title":"IEEE Transactions on CAD"},{"key":"13_CR2","unstructured":"D. Brand. The taming of synthesis. In International Workshop on Logic Synthesis, May 1991."},{"key":"13_CR3","unstructured":"D. Brand. Incremental synthesis. In Proceedings of the International Conference on Computer Aided Design, pages 126\u2013129, 1992."},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"D. Brand. Verification of Large Synthesized Designs. In IEEE\/ACM International Conference on Computer Aided Design (ICCAD), pages 534\u2013537, Santa Clara, California, November 1993. ACM\/IEEE, IEEE Computer Society Press.","DOI":"10.1109\/ICCAD.1993.580110"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"D. Brand, A. Drumm, S. Kundu, and P. Narain. Incremental synthesis. In Proceedings of the International Conference on Computer Aided Design, pages 14\u201318, 1994.","DOI":"10.1109\/ICCAD.1994.629736"},{"key":"13_CR6","unstructured":"R. K. Brayton, G. D. Hachtel, C. T. McMullen, and A. L. Sangiovanni-Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. The Kluwer International Series in Engineering and Computer Science. Kluwer Academic Publishers, 1986."},{"key":"13_CR7","unstructured":"F. Brglez and H. Fujiwara. A neutral netlist of 10 combinatorial benchmark circuits and a target translator in FORTRAN. In Int. Symposium on Circuits and Systems, Special Session on ATPG and Fault Simulation, 1985."},{"issue":"8","key":"13_CR8","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"35","author":"R. E. Bryant","year":"1986","unstructured":"R. E. Bryant. Graph-Based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers, C-35(8):677\u2013691, August 1986.","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"13_CR9","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1145\/136035.136043","volume":"24","author":"R. E. Bryant","year":"1992","unstructured":"R. E. Bryant. Symbolic boolean manipulation with ordered binary decision diagrams. ACM Computing Surveys, 24(3):293\u2013318, September 1992.","journal-title":"ACM Computing Surveys"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"P. Y. Chung, Y. M. Wang, and I. N. Hajj. Diagnosis and correction of logic design errors in digital circuits. In Proceedings of the 30th Design Automation Conference (DAC), 1993.","DOI":"10.1145\/157485.165003"},{"key":"13_CR11","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1007\/BF00121125","volume":"1","author":"A. Gupta","year":"1992","unstructured":"A. Gupta. Formal Hardware Verification Methods: A Survey. Journal of Formal Methods in System Design, 1:151\u2013238, 1992.","journal-title":"Journal of Formal Methods in System Design"},{"key":"13_CR12","unstructured":"D. W. Hoffmann and T. Kropf. AC\/3 V1.00-A Tool for Automatic Error Correction of Combinatorial Circuits. Technical Report 5\/99, University of Karlsruhe, 1999. available at http:\/\/goethe.ira.uka.de\/~hoff ."},{"key":"13_CR13","unstructured":"Alan J. Hu. Formal hardware verification with BDDs: An introduction. In IEEE Pacific Rim Conference on Communications, Computers, and Signal Processing (PACRIM), pages 677\u2013682, October 1997."},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"S. Y. Huang, K. C. Chen, and K. T. Cheng. Error correction based on verification techniques. In Proceedings of the 33rd Design Automation Conference (DAC), 1996.","DOI":"10.1145\/240518.240566"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"J. C. Madre, O. Coudert, and J. P. Billon. Automating the diagnosis and the rectification of design errors with PRIAM. In Proceedings of ICCAD, pages 30\u201333, 1989.","DOI":"10.1109\/ICCAD.1989.76898"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"S. M. Reddy, W. Kunz, and D. K. Pradhan. Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment. In ACM\/IEEE Design Automation Conference, pages 414\u2013419, 1995.","DOI":"10.1145\/217474.328705"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"M. Tomita and H. H. Jiang. An algorithm for locating logic design errors. In IEEE International Conference of Computer Aided Design (ICCAD), 1990.","DOI":"10.1109\/ICCAD.1990.129955"},{"key":"13_CR18","doi-asserted-by":"crossref","unstructured":"M. Tomita, T. Yamamoto, F. Sumikawa, and K. Hirano. Rectification of multiple logic design errors in multiple output circuits. In Proceedings of the 31st Design Automation Conference (DAC), 1994.","DOI":"10.1145\/196244.196356"},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"A. Veneris and I. N. Hajj. Correcting multiple design errors in digital VLSI circuits. In IEEE International Symposium on Circuits and Systems (ISCAS), Orlando, Florida, USA, May 1999.","DOI":"10.1109\/ISCAS.1999.777798"},{"issue":"2","key":"13_CR20","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1007\/BF02341818","volume":"8","author":"A. Wahba","year":"1996","unstructured":"A. Wahba and D. Borrione. A method for automatic design error location and correction in combinational logic circuits. Journal of Electronic Testing: Theory and Applications, 8(2):113\u2013127, April 1996.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"A. Wahba and D. Borrione. Connection errors location and correction in combinational circuits. In European Design and Test Conference ED&TC-97, Paris, France, March 1997.","DOI":"10.1109\/EDTC.1997.582365"}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48153-2_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T19:15:49Z","timestamp":1739992549000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48153-2_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540665595","9783540481539"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-48153-2_13","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[1999]]}}}