{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T04:28:50Z","timestamp":1778300930106,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540665595","type":"print"},{"value":"9783540481539","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/3-540-48153-2_17","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:13:28Z","timestamp":1269897208000},"page":"219-237","source":"Crossref","is-referenced-by-count":72,"title":["Verification of Infinite State Systems by Compositional Model Checking"],"prefix":"10.1007","author":[{"given":"K. L.","family":"McMillan","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,6,3]]},"reference":[{"key":"17_CR1","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"521","DOI":"10.1007\/BFb0028774","volume-title":"CAV\u2019 98","author":"R. Alur","year":"1998","unstructured":"R. Alur, T. A. Henzinger, F. Mang, S. Qadeer, S. K. Rajamani, and S. Tasiran. Mocha: Modularity in model checking. In A. J. Hu and M. Y. Vardi, editors, CAV\u2019 98, number 1427 in LNCS, pages 521\u2013525. Springer-Verlag."},{"key":"17_CR2","series-title":"Lect Notes Comput Sci","first-page":"351","volume-title":"FMCAD\u2019 98","author":"S. Berezin","year":"1998","unstructured":"S. Berezin, A. Biere, E. Clarke, and Y. Zhu. Combining symbolic model checking with uninterpreted functions for out-of-order processor verification. In FMCAD\u2019 98, number 1522 in LNCS, pages 351\u2013368. Springer, 1998."},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"R. E. Bryant and C.-J. Seger. Formal verification of digital circuits using symbolic ternary system models. In R. Kurshan and E. M. Clarke, editors, Workshop on Computer-Aided Verification, New Brunswick, New Jersey, June 1990.","DOI":"10.1090\/dimacs\/003\/11"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"J. R. Burch and D. L. Dill. Automatic verification of pipelined microprocessor control. In Computer-Aided Verification (CAV\u2019 94). Springer-Verlag, 1994.","DOI":"10.1007\/3-540-58179-0_44"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"P. Cousot and R. Cousot. Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints. In 4th POPL, pages 238\u2013252. ACM Press, 1977.","DOI":"10.1145\/512950.512973"},{"key":"17_CR6","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1007\/3-540-49519-3_5","volume-title":"FMCAD\u2019 98","author":"A. Eiriksson","year":"1998","unstructured":"A. Eiriksson. Formal design of 1M-gate ASICs. In FMCAD\u2019 98, number 1522 in LNCS, pages 49\u201363. Springer, 1998."},{"key":"17_CR7","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1007\/3-540-60045-0_43","volume-title":"CAV \u201895","author":"R. Hojati","year":"1995","unstructured":"R. Hojati and R. K. Brayton. Automatic datapath abstraction of hardware systems. In CAV \u201895, number 939 in LNCS, pages 98\u2013113. Springer-Verlag, 1995."},{"key":"17_CR8","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1007\/BFb0031810","volume-title":"FMCAD\u2019 96","author":"R. Hojati","year":"1996","unstructured":"R. Hojati, A. Isles, D. Kirkpatrick, and R. K. Brayton. Verification using uninterpreted functions and finite instantiations. In FMCAD\u2019 96, volume 1166 of LNCS, pages 218\u2013232. Springer, 1996."},{"issue":"1-2","key":"17_CR9","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1007\/BF00625968","volume":"9","author":"C. Ip","year":"1996","unstructured":"C. Ip and D. Dill. Better verification through symmetry. Formal Methods in System Design, 9(1-2):41\u201375, Aug. 1996.","journal-title":"Formal Methods in System Design"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"R. B. Jones, D. L. Dill, and J. R. Burch. Efficient validity checking for processor verification. In ICCAD\u2019 95, 1995.","DOI":"10.1109\/ICCAD.1995.479877"},{"key":"17_CR11","unstructured":"R. S. Lazi\u0107 and A. W. Roscoe. Verifying determinism of concurrent systems which use unbounded arrays. Technical Report PRG-TR-2-98, Oxford Univ. Computing Lab., 1998."},{"key":"17_CR12","unstructured":"D. E. Long. Model checking, abstraction, and compositional verification. Tecnical report CMU-CS-93-178, CMU School of Comp. Sci., July 1993. Ph.D. Thesis."},{"key":"17_CR13","series-title":"Lect Notes Comput Sci","first-page":"100","volume-title":"CAV\u2019 98","author":"K. L. McMillan","year":"1998","unstructured":"K. L. McMillan. Verification of an implementation of tomasulo\u2019s algorithm by compositional model checking. In CAV\u2019 98, number 1427 in LNCS, pages 100\u2013121. Springer-Verlag, 1998."},{"key":"17_CR14","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1007\/BFb0028737","volume-title":"CAV\u2019 98","author":"J. U. Skakkabaek","year":"1998","unstructured":"J. U. Skakkabaek, R. B. Jones, and D. L. Dill. Formal verification of out-of-order execution using incremental flushing. In CAV\u2019 98, number 1427 in LNCS, pages 98\u2013109. Springer-Verlag, 1998."},{"issue":"1","key":"17_CR15","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"R. M. Tomasulo","year":"1967","unstructured":"R. M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. IBM J. of Research and Development, 11(1):25\u201333, Jan. 1967.","journal-title":"IBM J. of Research and Development"},{"key":"17_CR16","unstructured":"T. E. Truman. A Methodology for the Design and Implementation of Communication Protocols for Embedded Wireless Systems. PhD thesis, Dept. of EECS, University of CA, Berkeley, May 1998."},{"key":"17_CR17","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1007\/3-540-49519-3_3","volume-title":"FMCAD \u201898","author":"M. Velev","year":"1998","unstructured":"M. Velev and R. E. Bryant. Bit-level abstraction in the verification of pipelined microprocessors by correspondence checking. In FMCAD \u201898, number 1522 in LNCS, pages 18\u201335. Springer, 1998."},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"P. Wolper. Epressing interesting properties of programs in propositional temporal logic. In 13th ACM POPL, pages 184\u2013193, 1986.","DOI":"10.1145\/512644.512661"}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48153-2_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,25]],"date-time":"2021-10-25T08:13:22Z","timestamp":1635149602000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48153-2_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540665595","9783540481539"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-48153-2_17","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[1999]]}}}