{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T22:52:43Z","timestamp":1774738363530,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540665595","type":"print"},{"value":"9783540481539","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/3-540-48153-2_21","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:13:28Z","timestamp":1269897208000},"page":"280-297","source":"Crossref","is-referenced-by-count":67,"title":["\u201dHave I Written Enough Properties?\u201d - A Method of Comparison Between Specification and Implementation"],"prefix":"10.1007","author":[{"given":"Sagi","family":"Katz","sequence":"first","affiliation":[]},{"given":"Orna","family":"Grumberg","sequence":"additional","affiliation":[]},{"given":"Danny","family":"Geist","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,6,3]]},"reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"I. Beer, S. Ben-David, C. Eisner, and A. Landver. Rulebase-an industry oriented formal verification tool. In 33th Design Automation Conference, 1996. DAC.","DOI":"10.1109\/DAC.1996.545656"},{"key":"21_CR2","unstructured":"E.M. Clarke, O. Grumberg, and D. Peled. Model Checking. MIT press, 1999. To appear."},{"issue":"3","key":"21_CR3","doi-asserted-by":"publisher","first-page":"843","DOI":"10.1145\/177492.177725","volume":"16","author":"O. Grumbergan","year":"1994","unstructured":"O. Grumbergan and D.E. Long. Model checking and modular verification. ACM Trans. on Programming Languages and Systems, 16(3):843\u2013871, 1994.","journal-title":"ACM Trans. on Programming Languages and Systems"},{"key":"21_CR4","series-title":"Lect Notes Comput Sci","volume-title":"Proc. of the 7th Conference on Concurrency Theory (CONCUR\u201997)","author":"T. A. Henzinger","year":"1997","unstructured":"T. A. Henzinger, O. Kupferman, and S. K. Rajamani. Fair simulation. In Proc. of the 7th Conference on Concurrency Theory (CONCUR\u201997), volume 1243 of LNCS, Warsaw, July 1997."},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Hoskote, Kam, Ho, and Zhao. Coverage estimation for symbolic model checking. In proceedings of the 36rd Design Automation Conference (DAC\u201999). IEEE Computer Society Press, June 1999.","DOI":"10.1145\/309847.309936"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"Z. Manna and A. Pnueli. Temporal verifications of Reactive Systems-Safety. Springer-Verlag, 1995.","DOI":"10.1007\/978-1-4612-4222-2"},{"key":"21_CR7","unstructured":"K. L. McMillan. The SMV System DRAFT. Carnegie Mellon University, Pittsburgh, PA, 1992."},{"key":"21_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3190-6","volume-title":"Symbolic Model Checking","author":"K. L. McMillan","year":"1993","unstructured":"K. L. McMillan. Symbolic Model Checking. Kluwer Academic Press, Norwell, MA, 1993."},{"key":"21_CR9","unstructured":"R. Milner. An algebraic definition of simulation between programs. In proceedings of the 2nd International Joint Conference on Artificial Intelligence, pages 481\u2013489, September 1971."},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"T. Filkorn. A method for symbolic verification of synchronous circuits. In D. Borrione and R. Waxman, editors, Proceedings of The Tenth International Symposium on Computer Hardware Description Languages and their Applications, IFIP WG 10.2, pages 249\u2013259, Marseille, April 1991. North-Holland.","DOI":"10.1016\/B978-0-444-89208-9.50020-X"},{"key":"21_CR11","doi-asserted-by":"crossref","unstructured":"Elaine J. Weyuker and Bingchiang Jeng. Analyzing partition testing strategies. IEEE Transactions on Software Engineering, 2(17), July 1991.","DOI":"10.1109\/32.83906"}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48153-2_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T19:00:08Z","timestamp":1558983608000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48153-2_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540665595","9783540481539"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-48153-2_21","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[1999]]}}}