{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:48:04Z","timestamp":1725551284615},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540665595"},{"type":"electronic","value":"9783540481539"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/3-540-48153-2_32","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T17:13:28Z","timestamp":1269882808000},"page":"350-355","source":"Crossref","is-referenced-by-count":4,"title":["Exploiting Retiming in a Guided Simulation Based Validation Methodology"],"prefix":"10.1007","author":[{"given":"Aarti","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Pranav","family":"Ashar","sequence":"additional","affiliation":[]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,6,3]]},"reference":[{"key":"32_CR1","doi-asserted-by":"crossref","unstructured":"A. Balakrishnan and S. T. Chakradhar. Software transformations for sequential test generation. In Fourth Asian Test Symposium, 1995.","DOI":"10.1109\/ATS.1995.485346"},{"key":"32_CR2","unstructured":"P. Franzon. Digital computer technology and design: Fall 1994 project. Private Communication, 1996."},{"key":"32_CR3","doi-asserted-by":"crossref","unstructured":"A. Gupta, S. Malik, and P. Ashar. Toward formalizing a validation methodology using simulation coverage. In Proc. 34th Design Automation Conf., pages 740\u2013745, June 1997.","DOI":"10.1109\/DAC.1997.597243"},{"key":"32_CR4","doi-asserted-by":"crossref","unstructured":"R. Gupta, R. Gupta, and M. A. Breuer. BALLAST: A methodology for partial scan design. In Proceedings of the International Symposium on Fault Tolerant Computing, pages 118\u2013125, June 1989.","DOI":"10.1109\/FTCS.1989.105553"},{"key":"32_CR5","unstructured":"J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1990."},{"key":"32_CR6","doi-asserted-by":"crossref","unstructured":"R. C. Ho, C. H. Yang, M. A. Horowitz, and D. L. Dill. Architecture validation for processors. In Proc. 22nd Annual International Symposium on Computer Architecture, June 1995.","DOI":"10.1145\/223982.224450"},{"issue":"1","key":"32_CR7","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C. E. Leiserson","year":"1991","unstructured":"Charles E. Leiserson and James B. Saxe. Retiming Synchronous Circuitry. Algorithmica, 6(1):5\u201336, 1991.","journal-title":"Algorithmica"},{"issue":"1","key":"32_CR8","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/43.62793","volume":"10","author":"S. Malik","year":"1991","unstructured":"S. Malik, E. Sentovich, R. K. Brayton, and A. Sangiovanni-Vincentelli. Retiming and resynthesis: Optimizing sequential networks with combinational techniques. IEEE Tran. on CAD of Integrated Circ. and Sys., 10(1): 74\u201384, Jan. 1991.","journal-title":"IEEE Tran. on CAD of Integrated Circ. and Sys."}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48153-2_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:41:06Z","timestamp":1551087666000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48153-2_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540665595","9783540481539"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-48153-2_32","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[1999]]}}}