{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:59:23Z","timestamp":1725494363956},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664833"},{"type":"electronic","value":"9783540482543"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/3-540-48254-7_19","type":"book-chapter","created":{"date-parts":[[2007,11,6]],"date-time":"2007-11-06T17:45:26Z","timestamp":1194371126000},"page":"267-282","source":"Crossref","is-referenced-by-count":1,"title":["Path Delay Fault Testing of a Class of Circuit-Switched Multistage Interconnection Networks"],"prefix":"10.1007","author":[{"given":"M.","family":"Bellos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Nikolos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. T.","family":"Vergos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,3,24]]},"reference":[{"key":"19_CR1","volume-title":"Interconnection Networks for Large-Scale Parallel Processing","author":"H. J. Siegel","year":"1990","unstructured":"H. J. Siegel, Interconnection Networks for Large-Scale Parallel Processing, 2nd ed., New York: McGraw-Hill, 1990.","edition":"2nd ed."},{"key":"19_CR2","doi-asserted-by":"crossref","unstructured":"T. Feng, \u201cA survey of Interconnection Networks\u201d, Computer, pp. 12\u201327, December 1981.","DOI":"10.1109\/C-M.1981.220290"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"D. P. Agrawal, \u201cTesting and Fault Tolerance of Multistage Interconnection Networks\u201d, Computer, pp. 41\u201353, April 1982.","DOI":"10.1109\/MC.1982.1653997"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"V. P. Kumar and S. M. Reddy, \u201cAugmented shuffle-exchange multistage interconnection networks\u201d, Computer, pp. 30\u201340, June 1987.","DOI":"10.1109\/MC.1987.1663588"},{"key":"19_CR5","unstructured":"Z. Brasilai and B. Rosen, \u201cComparison of ac self-testing procedures\u201d, Proc. of ITC-83, pp. 560\u2013571."},{"key":"19_CR6","unstructured":"K. D. Wagner, \u201cThe error latency of delay faults in combinational and sequential circuits\u201d, Proc. of ITC-85, pp. 334\u2013341."},{"key":"19_CR7","unstructured":"G. L. Smith, \u201cModel for delay faults based upon paths\u201d, Proc. of ITC-85, pp. 342\u2013349."},{"issue":"3","key":"19_CR8","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1109\/TC.1980.1675555","volume":"C-29","author":"J. D. Lesser","year":"1980","unstructured":"J. D. Lesser and J. J. Shedletsky, \u201cAn Experimental Delay Test Generator for LSI Logic\u201d, IEEE Trans. on Computers, vol. C-29 (3), pp. 235\u2013248, March 1980.","journal-title":"IEEE Trans. on Computers"},{"issue":"1","key":"19_CR9","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/43.363125","volume":"14","author":"W. K. Lam","year":"1995","unstructured":"W. K. Lam, et al., \u201cDelay fault coverage, test set size and performance trade-offs\u201d, IEEE Trans. on CAD, vol. 14 (1), pp. 32\u201344, Jan. 1995.","journal-title":"IEEE Trans. on CAD"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"S. Tani, et al., \u201cEfficient Path Selection for Delay Testing Based on Partial Path Evaluation\u201d, Proc. of 16th IEEE VLSI Test Symposium, pp. 188\u2013193, 1998.","DOI":"10.1109\/VTEST.1998.670867"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"T. Haniotakis, Y. Tsiatouhas and D. Nikolos, \u201cC-Testable One-Dimensional ILAs with Respect to Path Delay Faults: Theory and Applications\u201d, 1998 IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 155\u2013163.","DOI":"10.1109\/DFTVS.1998.732162"},{"issue":"8","key":"19_CR12","doi-asserted-by":"publisher","first-page":"694","DOI":"10.1109\/TC.1980.1675651","volume":"C-29","author":"C. Wu","year":"1980","unstructured":"C. Wu and T. Feng, \u201cOn a Class of Multistage Interconnection Networks\u201d, IEEE Transactions on Computers, vol. C-29 (8), pp. 694\u2013702, August 1980.","journal-title":"IEEE Transactions on Computers"},{"key":"19_CR13","doi-asserted-by":"publisher","first-page":"1109","DOI":"10.1109\/TC.1982.1675927","volume":"C-31","author":"M. A. Franklin","year":"1982","unstructured":"M. A. Franklin, D.F. Wann and W.J. Thomas, \u201cPin Limitations and partitioning of VLSI Interconnection Networks\u201d, IEEE Trans. on Computers, vol. C-31, pp. 1109\u20131116, November 1982.","journal-title":"IEEE Trans. on Computers"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"C. J. Lin and S. M. Reddy, \u201cOn Delay Fault Testing in Logic Circuits\u201d, IEEE Trans. On CAD, pp. 694\u2013703, September 1987.","DOI":"10.1109\/TCAD.1987.1270315"},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"K. Pramanick and S. M. Reddy, \u201cOn the Design of Path Delay Fault Testable Combinational Circuits\u201d, Proc. of Fault Tolerant Computing, pp. 374\u2013381, 1990.","DOI":"10.1109\/FTCS.1990.89391"},{"key":"19_CR16","unstructured":"J. Lin, S. M. Reddy and S. Patil, \u201cAn Automatic Test Pattern Generator for the Detection of Path Delay Faults\u201d, Proc. of Int\u2019l Conf. on CAD, pp. 284\u2013287, 1987."},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"W. Ke and P. R. Menon, \u201cSynthesis of Delay-Verifiable Combinational Circuits\u201d, IEEE Trans. on Computers, pp. 213\u2013222, Feb. 1995.","DOI":"10.1109\/12.364533"},{"key":"19_CR18","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1109\/T-C.1971.223205","volume":"C-20","author":"H. S. Stone","year":"1971","unstructured":"H. S. Stone, \u201cParallel Processing with the perfect shuffle\u201d, IEEE Trans. on Computers, vol.C-20, pp. 153\u2013161, 1971.","journal-title":"IEEE Trans. on Computers"}],"container-title":["Lecture Notes in Computer Science","Dependable Computing \u2014 EDCC-3"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48254-7_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T02:18:07Z","timestamp":1556936287000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48254-7_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664833","9783540482543"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-48254-7_19","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[1999]]}}}