{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T22:48:58Z","timestamp":1743029338646,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664437"},{"type":"electronic","value":"9783540483113"}],"license":[{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/3-540-48311-x_104","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:16:48Z","timestamp":1269897408000},"page":"745-752","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Implementing Snoop-Coherence Protocol for Future SMP Architectures"],"prefix":"10.1007","author":[{"given":"Wissam","family":"Hlayhel","sequence":"first","affiliation":[]},{"given":"Jacques","family":"Collet","sequence":"additional","affiliation":[]},{"given":"Laurent","family":"Fesquet","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1999,8,6]]},"reference":[{"key":"104_CR1","unstructured":"D. Culler, J.P. Singh, and A. Gupta: Parallel Computer Architecture, A Hardware\/Software Approach. Morgan Kaufmann Publishers, section 5.5.4"},{"key":"104_CR2","doi-asserted-by":"crossref","unstructured":"M. Papamarcos and J. Patel: A Low Overhead Coherence Solution for Multiprocessors with Private Cache Memories. The 11th Annual International Symposium on Computer Architecture, p. 348\u2013354, June 1984","DOI":"10.1145\/773453.808204"},{"issue":"4","key":"104_CR3","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1145\/6513.6514","volume":"4","author":"J. Archibald","year":"1986","unstructured":"James Archibald and Jean-Loup Baer: Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model. ACM Transactions on Computer Systems, 4(4) p. 273\u2013298, November 1986","journal-title":"ACM Transactions on Computer Systems"},{"key":"104_CR4","doi-asserted-by":"crossref","unstructured":"Pradeep Sindhu, et al. XDBus: A High-Performance, Consistent, Packet Switched VLSI Bus. Proceedings of COMPCON, p. 338\u2013344, Spring 1993","DOI":"10.1109\/CMPCON.1993.289691"},{"key":"104_CR5","doi-asserted-by":"crossref","unstructured":"Mike Galles and Eric Williams: Performance Optimisations, Implementation, and verification of the SGI Challenge Multiprocessor. The 27th Annual Hawaii International Conference on Systems Sciences, January 1993","DOI":"10.1109\/HICSS.1994.323177"},{"key":"104_CR6","unstructured":"Technical information on the WEB: http:\/\/www.digital.com\/alphaserver"},{"key":"104_CR7","unstructured":"Technical information on the WEB: http:\/\/www.bull.fr"},{"key":"104_CR8","doi-asserted-by":"crossref","unstructured":"Alan Charlesworth STARFIRE: Extending the SMP Envelope. IEEE MICRO, p.39\u201349, JAN\/FEB 1998","DOI":"10.1109\/40.653032"},{"key":"104_CR9","unstructured":"D. Kroft: Lockup-free Instruction Fetch\/Prefetch Cache Organization. The 8th International Symposium on Computer Architecture, p. 81\u201387, May 81"},{"key":"104_CR10","doi-asserted-by":"crossref","unstructured":"S.C. Woo et al.: The SPLASH-2 Programs: Characterization and Methodological Consideration. The 25th International Symposium on Computer Architecture, p. 24\u201336, june 1995","DOI":"10.1145\/223982.223990"},{"key":"104_CR11","doi-asserted-by":"crossref","unstructured":"S. Jourdan, P. Sainrat et D. Litaize: Exploring Configuration of Functional Units in an Out-Of-Order Superscalar Processor. The 25th International Symposium on Computer Architecture, p. 117\u2013125, june 1995","DOI":"10.1145\/225830.224366"}],"container-title":["Lecture Notes in Computer Science","Euro-Par\u201999 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48311-X_104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T19:24:07Z","timestamp":1739993047000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48311-X_104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664437","9783540483113"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-48311-x_104","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]},"assertion":[{"value":"6 August 1999","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}