{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T05:19:53Z","timestamp":1743139193003,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664437"},{"type":"electronic","value":"9783540483113"}],"license":[{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/3-540-48311-x_184","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:16:48Z","timestamp":1269897408000},"page":"1296-1300","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Heterogeneous Clustered Processors: Organisation and Design"],"prefix":"10.1007","author":[{"given":"Francesco","family":"Pessolano","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1999,8,6]]},"reference":[{"key":"184_CR1","doi-asserted-by":"crossref","unstructured":"D Burger, D Goodman, \u201cBillion-transistor architectures-Guest editors\u2019 introduction\u201d, IEEE Computer, Vol.30, No.9, Sept. 1997","DOI":"10.1109\/MC.1997.612248"},{"key":"184_CR2","doi-asserted-by":"crossref","unstructured":"TM Conte, et al. \u201cChallenges to combining general-purpose and multimedia processors into one package\u201d, IEEE Computer, pp.33\u201337, Dec. 1997","DOI":"10.1109\/2.642799"},{"issue":"9","key":"184_CR3","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/2.612245","volume":"30","author":"D. Matzke","year":"1997","unstructured":"D Matzke, \u201cWill physical scalability sabotage performance gains? \u201d, IEEE Computer, vol.30, No.9, pp.37\u201339, 1997","journal-title":"IEEE Computer"},{"key":"184_CR4","doi-asserted-by":"crossref","unstructured":"S Hauck, \u201cAsynchronous design methodologies: an overview\u201d, Proc. of the IEEE, Vol.83, No.1, Jan. 1995","DOI":"10.1109\/5.362752"},{"issue":"12","key":"184_CR5","doi-asserted-by":"publisher","first-page":"1625","DOI":"10.1109\/5.476079","volume":"83","author":"W.N.W. Hwo","year":"1995","unstructured":"WNW Hwo, RE Hank, et al., \u201cCompiler technology for future microprocessors\u201d, IEEE Proceedings, Vol.83, No.12, pp.1625\u20131640, 1995","journal-title":"IEEE Proceedings"},{"key":"184_CR6","unstructured":"M Wolfe, High-performance compilers for parallel computing. Addison-Wesley, 1996"}],"container-title":["Lecture Notes in Computer Science","Euro-Par\u201999 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48311-X_184","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,17]],"date-time":"2020-09-17T14:48:03Z","timestamp":1600354083000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48311-X_184"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664437","9783540483113"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-48311-x_184","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]},"assertion":[{"value":"6 August 1999","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}