{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:02:09Z","timestamp":1725494529145},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664260"},{"type":"electronic","value":"9783540483199"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/3-540-48319-5_17","type":"book-chapter","created":{"date-parts":[[2007,11,9]],"date-time":"2007-11-09T04:49:58Z","timestamp":1194583798000},"page":"263-274","source":"Crossref","is-referenced-by-count":0,"title":["A Spill Code Placement Framework for Code Scheduling"],"prefix":"10.1007","author":[{"given":"Dingchao","family":"Li","sequence":"first","affiliation":[]},{"given":"Yuji","family":"Iwahori","sequence":"additional","affiliation":[]},{"given":"Tatsuya","family":"Hayashi","sequence":"additional","affiliation":[]},{"given":"Naohiro","family":"Ishii","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2000,5,12]]},"reference":[{"key":"17_CR1","doi-asserted-by":"crossref","unstructured":"T. Kiyohara and J. C. Gyllenhaal, \u201cCode Scheduling for VLIW\/Superscalar Processors with Limited Register Files\u201d, Proc. of the 1992 International Symposium on Microarchitecture, pp.197\u2013201, 1992.","DOI":"10.1109\/MICRO.1992.697017"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"D. Bernstein, D. Goldin, M. Golumbic, H. Krawczyk, Y. Mansour, I. Nahshon, and R. Pinter, \u201cSpill code minimization techniques for optimizing compilers\u201d, Proc. of the ACM SIGPLAN\u201989 Conf. Programming Languages Design and Implementation, pp. 258\u2013263, 1989.","DOI":"10.1145\/74818.74841"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"P. Briggs, K. Cooper, K. Kennedy, and L. Torczon, \u201cColoring heuristics for register allocation\u201d, Proc. of the ACM SIGPLAN\u201989 Conf. Programming Languages Design and Implementation, pp. 275\u2013284, 1989.","DOI":"10.1145\/73141.74843"},{"issue":"3","key":"17_CR4","doi-asserted-by":"publisher","first-page":"428","DOI":"10.1145\/177492.177575","volume":"16","author":"P. Briggs","year":"1994","unstructured":"P. Briggs, K. Cooper, and L. Torczon, \u201cImprovements to graph coloring register allocation\u201d, ACM Trans. on Programming Languages and Systems, vol. 16,no. 3, pp. 428\u2013455, May 1994.","journal-title":"ACM Trans. on Programming Languages and Systems"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"D. G. Bradlee, S. J. Eggers, and R. R. Henry, \u201cIntegrating Register Allocation and Instruction Scheduling for RISCs,\u201c Proc. Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 122\u2013131, 1991.","DOI":"10.1145\/106972.106986"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"S. S. Pinter, \u201cRegister Allocation with Instruction Scheduling: a New Approach, Proc. the SIGPLAN\u201993 Conference on Programming Language Design and Implementation, 1993.","DOI":"10.1145\/155090.155114"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"C. Norris, and L. L. Pollock, \u201cA Scheduler-Sensitive Global Register Allocator,\u201d Proc. Supercomputing\u201993, pp. 804\u2013813, 1993.","DOI":"10.1145\/169627.169839"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"J. Wang, A. Krall, M. A. Ertl and C. Eisenbeis, \u201cSoftware Pipelining with Register Allocation and Spilling,\u201d Proc. of the 1994 International Symposium on Microarchitecture, pp. 95\u201399, 1994.","DOI":"10.1145\/192724.192734"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"J. Llosa, M. Valero and E. Ayguade, \u201cHeuristic for Register-constrained Software Pipelining,\u201d Proc. of the 1996 International Symposium on Microarchitecture, pp. 250\u2013261, 1996.","DOI":"10.1109\/MICRO.1996.566466"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"B. Natarajan, and M. Schlansker, \u201cSpill-Free Scheduling of Basic Blocks,\u201d Proc. the 28th International Symposium on Microarchitecture, pp. 119\u2013124, 1995.","DOI":"10.1109\/MICRO.1995.476819"},{"key":"17_CR11","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1007\/BF01205182","volume":"7","author":"G. Lowney","year":"1993","unstructured":"G. Lowney et al., \u201cThe Multiflow Trace Scheduling Compiler,\u201d J. of Supercomputing, vol. 7, pp. 51\u2013142, 1993.","journal-title":"J. of Supercomputing"},{"issue":"7","key":"17_CR12","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"C-30","author":"J. A. Fisher","year":"1981","unstructured":"J. A. Fisher, \u201cTrace Scheduling: A Technique for Global Microcode Compaction,\u201d IEEE Trans. on Comput., vol. C-30,no.7, pp. 478\u2013490, 1981.","journal-title":"IEEE Trans. on Comput."},{"key":"17_CR13","volume-title":"Bulldog: A Compiler for VLIW Architectures","author":"J. Ellis","year":"1986","unstructured":"J. Ellis, \u201cBulldog: A Compiler for VLIW Architectures,\u201d The MIT Press, Cambridge, Mass., 1986."},{"issue":"3","key":"17_CR14","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/71.80160","volume":"1","author":"M. Y. Wu","year":"1990","unstructured":"M. Y. Wu and D. Gajski, \u201cHypertool: A Programming Aid for Message-Passing Systems,\u201d IEEE Trans. on Parallel and Distributed Systems, vol.1,no. 3, pp. 101\u2013119, 1990.","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"issue":"8","key":"17_CR15","doi-asserted-by":"publisher","first-page":"745","DOI":"10.1109\/TC.1973.5009153","volume":"C-22","author":"E. B. Fernandez","year":"1973","unstructured":"E. B. Fernandez and B. Bussell,\u201cBounds on the Number of Processors and Time for Multiprocessor Optimal Schedules,\u201d IEEE Trans. on Comput., Vol.C-22,No. 8, pp.745\u2013751, 1973.","journal-title":"IEEE Trans. on Comput."}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48319-5_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T08:33:10Z","timestamp":1556958790000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48319-5_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664260","9783540483199"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-48319-5_17","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[1999]]}}}