{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:23:03Z","timestamp":1725492183605},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540663638"},{"type":"electronic","value":"9783540483878"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/3-540-48387-x_3","type":"book-chapter","created":{"date-parts":[[2007,10,7]],"date-time":"2007-10-07T03:32:31Z","timestamp":1191727951000},"page":"28-41","source":"Crossref","is-referenced-by-count":2,"title":["Sequential Unification and Aggressive Lookahead Mechanisms for Data Memory Accesses"],"prefix":"10.1007","author":[{"given":"Chi-Hung","family":"Chi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun-Li","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,4,18]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Black, B., Mueller, B., Postal, S., Rakvic, R., \u201cLoad Execution Latency Reduction, \u201d Proceedings of the ACM International Conference on Supercomputing, July 1998.","DOI":"10.1145\/277830.277842"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Chen, T. F., Baer, J. L., \u201cReducing Memory Latency via Non-Blocking and Prefetching Caches, \u201d Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1992, pp. 51\u201361.","DOI":"10.1145\/143365.143486"},{"issue":"5","key":"3_CR3","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/12.381947","volume":"44","author":"T. F. Chen","year":"1995","unstructured":"Chen, T. F., Baer, J. L., \u201cEffective Hardware-Based Prefetching for High Performance Processors, \u201d IEEE Transactions on Computers, Vol. 44, No. 5, May 1995, pp. 609\u2013623.","journal-title":"IEEE Transactions on Computers"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Dahlgren F., Dubois, M., Stenstrom, P., \u201cFixed and Adaptive Sequential Prefetching in Shared Memory Multiprocessors, \u201d Proceedings of the 1993 International Conference on Parallel Processing, August 1993, pp. 156\u2013163.","DOI":"10.1109\/ICPP.1993.92"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Dahlgren F., Stenstrom, P., \u201cSequential Hardware Prefetching in Shared Memory Multiprocessors, \u201d IEEE Transactions on Parallel and Distributed Systems, Vol. 6, No. 7, July 1995, pp. 733\u2013745.","DOI":"10.1109\/71.395402"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-48387-X_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T15:44:49Z","timestamp":1556898289000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-48387-X_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540663638","9783540483878"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-48387-x_3","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[1999]]}}}