{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:52:51Z","timestamp":1725663171351},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540503026"},{"type":"electronic","value":"9783540459651"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1988]]},"DOI":"10.1007\/3-540-50302-1_10","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T15:19:24Z","timestamp":1330183164000},"page":"139-141","source":"Crossref","is-referenced-by-count":0,"title":["Low level synchronisation problems in digital systems"],"prefix":"10.1007","author":[{"given":"J. A.","family":"McDermid","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Morgan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,5,28]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"B W Boebert et al, \u201cSecure Ada Target: Issues, System Design and Verification\u201d, Proceedings of the 1985 Symposium of Security and Privacy, IEEE (1985).","DOI":"10.1109\/SP.1985.10022"},{"key":"10_CR2","unstructured":"W J Cullyer, \u201cVIPER Microprocessor: Formal Specification\u201d, RSRE Report 85013 (1985)."},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"W J Cullyer and C H Pygott, \u201cApplication of formal methods to the VIPER microprocessor\u201d, Computers and Digital Techniques, IEE (1987).","DOI":"10.1049\/ip-e.1987.0023"},{"key":"10_CR4","unstructured":"D G Esp, \u201cEnvironment Based Specification of Real-Time Interlock and Control Systems\u201d, CERL Report TPRD\/L\/ECS152\/M87 (1987)."},{"key":"10_CR5","unstructured":"I Hayes (Editor), Specifcation Case Studies, Prentice Hall International (1986)."},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"C A R Hoare, Communicating Sequential Processes, Prentice Hall (1985).","DOI":"10.1007\/978-3-642-82921-5_4"},{"issue":"1","key":"10_CR7","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1109\/JSSC.1987.1052671","volume":"SC-22","author":"T Kacprzak","year":"1987","unstructured":"T Kacprzak and A Albicki, \u201cAnalysis of Metastable Operation in RS CMOS Flip-Flops\u201d, IEEE Journal of Solid State Physics SC-22(1), pp. 57\u201364 (February 1987).","journal-title":"IEEE Journal of Solid State Physics"},{"key":"10_CR8","unstructured":"J A McDermid (Editor), Proceedings of Workshop on Theory and Practice of Refinement, 1988."},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"N Rescher and A Urquart, Temporal Logic, Springer-Verlag (1971).","DOI":"10.1007\/978-3-7091-7664-1"},{"key":"10_CR10","unstructured":"D Shepherd, \u201cUsing Formal Methods in VLSI Design\u201d, in Proceedings of Workshop on Theory and Practice of Refinement, ed. J A McDermid (1988)."}],"container-title":["Lecture Notes in Computer Science","Formal Techniques in Real-Time and Fault-Tolerant Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-50302-1_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,30]],"date-time":"2021-12-30T21:34:18Z","timestamp":1640900058000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-50302-1_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988]]},"ISBN":["9783540503026","9783540459651"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/3-540-50302-1_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1988]]}}}