{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:30Z","timestamp":1725663690810},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540512851"},{"type":"electronic","value":"9783540461845"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1989]]},"DOI":"10.1007\/3-540-51285-3_37","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T20:52:22Z","timestamp":1330203142000},"page":"115-132","source":"Crossref","is-referenced-by-count":0,"title":["RAPiD a data flow model for implementing parallelism and intelligent backtracking in logic programs"],"prefix":"10.1007","author":[{"given":"Bernd","family":"Schwinn","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerhard","family":"Barth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christoph","family":"Welsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"issue":"2","key":"9_CR1","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MC.1982.1653940","volume":"15","author":"Arvind","year":"1982","unstructured":"Arvind, Gostelow K. P.: The U-Interpreter, IEEE Computer, Vol. 15, No. 2, pp. 42\u201349, Feb. 1982.","journal-title":"IEEE Computer"},{"key":"9_CR2","volume-title":"High Performance Execution of Prolog Programs Based on a Static Data Dependency Analysis","author":"C. J.-H","year":"1985","unstructured":"Chang J.-H.: High Performance Execution of Prolog Programs Based on a Static Data Dependency Analysis, PhD Thesis, Univ. of California, Berkeley, Oct. 1985."},{"key":"9_CR3","volume-title":"Towards a Computer Architecture for Or-Parallel Execution of Logic Programs","author":"A. Ciepielewski","year":"1984","unstructured":"Ciepielewski A.: Towards a Computer Architecture for Or-Parallel Execution of Logic Programs, PhD Thesis, Royal Institute of Technologie, Stockholm, 1984."},{"key":"9_CR4","unstructured":"Clark K., Gregory S.: Parlog: Parallel Programming in Logic, Research Report DOC 84\/4, Dept. of Computing, Imperial College London, April 1984."},{"key":"9_CR5","unstructured":"Clocksin W. F., Mellish C. S.: Programming in Prolog, Springer-Verlag, 1981."},{"key":"9_CR6","volume-title":"The AND\/OR Process Model for Parallel Interpretations","author":"J. S. Conery","year":"1983","unstructured":"Conery J. S.: The AND\/OR Process Model for Parallel Interpretations, PhD Thesis, Univ. of California, Irvine, June 1983."},{"key":"9_CR7","unstructured":"De Groot D.: Restricted AND-Parallelism, Proceedings of the Int. Conf. on Fifth Generation Computer Systems, North-Holland, pp. 471\u2013478, Nov. 1984."},{"issue":"10","key":"9_CR8","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MC.1980.1653418","volume":"13","author":"J. B. Dennis","year":"1980","unstructured":"Dennis J. B.: Data Flow Supercomputers, Computer IEEE, Vol. 13, No. 10, pp. 48\u201356, Oct. 1980.","journal-title":"Computer IEEE"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Hermenegildo M. V.: An Abstract Machine for Resticted AND-Parallel Execution of Logic Programs, Proceedings of the Third International Conference on Logic Programming, Springer-Verlag, pp. 25\u201339, July 1986.","DOI":"10.1007\/3-540-16492-8_62"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Hermenegildo M. V., Nasr R. I.: Efficient Management of Backtracking in AND-Parallelism, Proceedings of the Third International Conference on Logic Programming, Springer-Verlag, pp. 40\u201354, July 1986.","DOI":"10.1007\/3-540-16492-8_63"},{"key":"9_CR11","volume-title":"An Abstract Machine Based Execution Model for Computer Architecture Design and Efficient Implementation of Logic Programs in Parallel","author":"M. V. Hermenegildo","year":"1986","unstructured":"Hermenegildo M. V.: An Abstract Machine Based Execution Model for Computer Architecture Design and Efficient Implementation of Logic Programs in Parallel, Ph. D. Thesis, University of Texas, Austin, Aug. 1986."},{"key":"9_CR12","unstructured":"Kowalski R. A.: Logic for Problem Solving, North-Holland Publishing Co., 1979."},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Lin Y.-J., Kumar V., Leung C.: An Intelligent Backtracking Algorithm for Parallel Execution of Logic Programs, Proceedings of the Third Int. Conf. on Logic Programming, Springer-Verlag, pp. 55\u201368, July 1986.","DOI":"10.1007\/3-540-16492-8_64"},{"key":"9_CR14","unstructured":"Pereira L. M., Porto A.: Selective Backtracking, Logic Programming, ed. by Clark K. and T\u00e4rnlund S.-A., Academic Press, pp. 107\u2013114, 1982."},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"Schwinn B., Barth G.: An AND-Parallel Execution Model for Logic Programs, Proceedings of the European Symposium on Programming, Springer-Verlag, pp. 289\u2013300, March 1986.","DOI":"10.1007\/3-540-16442-1_22"},{"key":"9_CR16","unstructured":"Schwinn B.: RAPiD: Ein Datenflu\u00dfmodell zur Realisierung von UND-Parallelit\u00e4t und intelligentem Backtracking in Hornklausel-Programmen, Dissertation, Univ. Stuttgart, Mai 1988."},{"key":"9_CR17","unstructured":"Shapiro E. Y.: A Subset of Concurrent Prolog and its Interpreter, ICOT Technical Report TR003, Feb. 1983."},{"key":"9_CR18","volume-title":"Guarded Horn Clauses","author":"U. K","year":"1985","unstructured":"Ueda K.: Guarded Horn Clauses, ICOT Technical Report TR103, Inst. for New Generation Computer Technology, Tokio, 1985."},{"key":"9_CR19","unstructured":"Westphal H., Robert P., Chassin J., Syre J.-C.: The PEPSys Model: Combining Backtracking, AND-and OR-parallelism, Proceedings of the 1987 Symposium on Logic Programming, IEEE Computer Society Press, pp. 436\u2013448, Sept. 1987."}],"container-title":["Lecture Notes in Computer Science","PARLE '89 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-51285-3_37.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:02:25Z","timestamp":1619571745000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-51285-3_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989]]},"ISBN":["9783540512851","9783540461845"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-51285-3_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1989]]}}}