{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T11:06:48Z","timestamp":1751368008726},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540512851"},{"type":"electronic","value":"9783540461845"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1989]]},"DOI":"10.1007\/3-540-51285-3_46","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T15:51:35Z","timestamp":1330185095000},"page":"273-287","source":"Crossref","is-referenced-by-count":7,"title":["Strategies for a massively parallel implementation of simulated annealing"],"prefix":"10.1007","author":[{"given":"F.","family":"Baiardi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Orlando","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"18_CR1","unstructured":"E.H.L.Aart, J.H.M.Korst, \"Bolzmann Machines and Their Applications\", Proc. of PARLE 87, LCNS 258, 259, 1987."},{"key":"18_CR2","unstructured":"V.Ansade, R.Cornu-Emieux, B.Faure, G.Mazare, P.Objois, \"Algorithms dedicated to a network of asyncronous cells\", in Parallel Algorithms & Architecture, North-Holland, 1986."},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"F.Darema, S.Kirpatrick, V.A.Norton, \"Parallel algorithms for chip placement by simulated annealing\", IBM Jour. of Res. and Develop., vol. 31, no.3, May 87.","DOI":"10.1147\/rd.313.0391"},{"key":"18_CR4","unstructured":"J.G.Donnet, D.R.Skillicorn, \"Code partitioning by Simulated Annealing\", Proc. Int. Conf. on Parallel Processing and Applications, pp. 303\u2013308, L'Aquila, Italy, September 1987."},{"key":"18_CR5","unstructured":"T.C.Hu, E.S.Ku, \"Theory and concepts of circuit layout\", in VLSI Circuit Layout: Theory and Design, IEEE PRESS, 3\u201317, 1985."},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"S.Kirpatrick, C.D.Gellatt, H.P.Vecchi, \"Optimization by simulated annealing\", SCIENCE, no. 220, p. 671, 1983.","DOI":"10.1126\/science.220.4598.671"},{"key":"18_CR7","first-page":"35","volume":"272","author":"D. May","year":"1986","unstructured":"D. May, R. Shepherd, C. Keane, \"Communicating process architecture: Transputer and Occam\", in Future parallel computers: an advanced course, LNCS 272, pp. 35\u201381, 1986.","journal-title":"LNCS"},{"key":"18_CR8","unstructured":"Inmos, Occam 2 Reference Manual, Prentice Hall, 1986."}],"container-title":["Lecture Notes in Computer Science","PARLE '89 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-51285-3_46.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:02:29Z","timestamp":1619557349000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-51285-3_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989]]},"ISBN":["9783540512851","9783540461845"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-51285-3_46","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1989]]}}}