{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:54:34Z","timestamp":1725663274211},"publisher-location":"Berlin, Heidelberg","reference-count":30,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540514985"},{"type":"electronic","value":"9783540481805"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1989]]},"DOI":"10.1007\/3-540-51498-8_8","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T21:02:24Z","timestamp":1330203744000},"page":"78-94","source":"Crossref","is-referenced-by-count":10,"title":["Recent developments in the design of asynchronous circuits"],"prefix":"10.1007","author":[{"given":"J. A.","family":"Brzozowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. C.","family":"Ebergen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,5,28]]},"reference":[{"key":"8_CR1","unstructured":"C. van Berkel, C. Niessen, M. Rem, R. Saeijs, VLSI Programming and Silicon Compilation: a Novel Approach from Philips Research, Proceedings of IEEE International Conference on Computer Design 1988, (ICCD '88), 1988."},{"key":"8_CR2","volume-title":"Digital Networks","author":"J. A. Brzozowski","year":"1976","unstructured":"J.A. Brzozowski and M. Yoeli, Digital Networks, Prentice-Hall, Englewood Cliffs, New Jersey, 1976."},{"key":"8_CR3","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/TC.1979.1675317","volume":"C-28","author":"J. A. Brzozowski","year":"1979","unstructured":"J.A. Brzozowski and M. Yoeli, On a Ternary Model of Gate Networks, IEEE Transactions on Computers, Vol. C-28, pp. 178\u2013183, 1979.","journal-title":"IEEE Transactions on Computers"},{"key":"8_CR4","doi-asserted-by":"crossref","first-page":"1318","DOI":"10.1109\/TC.1987.5009471","volume":"C-36","author":"J. A. Brzozowski","year":"1987","unstructured":"J.A. Brzozowski and C-J. Seger, A Characterization of Ternary Simulation of Gate Networks, IEEE Transactions on Computers, Vol. C-36, pp. 1318\u20131327, 1987.","journal-title":"IEEE Transactions on Computers"},{"key":"8_CR5","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/58562.59301","volume":"36","author":"J. A. Brzozowski","year":"1989","unstructured":"J.A. Brzozowski and C-J. Seger, A Unified Framework for Race Analysis of Asynchronous Networks, Journal of the ACM, Vol. 36, pp. 20\u201345, 1989.","journal-title":"Journal of the ACM"},{"key":"8_CR6","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/T-C.1973.223730","volume":"C-22","author":"T. J. Chaney","year":"1973","unstructured":"T.J. Chaney and C.E. Molnar, Anomalous Behavior of Synchronizer and Arbiter Circuits, IEEE Transactions on Computers, Vol. C-22, pp. 421\u2013422, 1973.","journal-title":"IEEE Transactions on Computers"},{"key":"8_CR7","volume-title":"Computers in Biomedical Research, Vol. IV","author":"W. A. Clark","year":"1974","unstructured":"W.A. Clark and C.E. Molnar, Macromodular Computer Systems, in Computers in Biomedical Research, Vol. IV, (R. Stacy and B. Waxman, eds.), Academic Press, New York, 1974."},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"D.L. Dill, Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits, in Advanced Research in VLSI, Proceedings of the Fifth MIT Conference, (J. Allen and F. Leighton, eds.), MIT Press, pp. 51\u201368, 1988.","DOI":"10.7551\/mitpress\/6874.001.0001"},{"key":"8_CR9","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1007\/BF00289519","volume":"1","author":"E. W. Dijkstra","year":"1971","unstructured":"E. W. Dijkstra, Hierarchical Ordering of Sequential Processes, Acta Informatica, Vol. 1, pp. 115\u2013138, 1971.","journal-title":"Acta Informatica"},{"key":"8_CR10","volume-title":"Translating Programs into Delay-Insensitive Circuits, CWI Tract 56","author":"J. C. Ebergen","year":"1989","unstructured":"J. C. Ebergen, Translating Programs into Delay-Insensitive Circuits, CWI Tract 56, Centre for Mathematics and Computing Science, Amsterdam, 1989."},{"key":"8_CR11","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1147\/rd.92.0090","volume":"9","author":"E. B. Eichelberger","year":"1965","unstructured":"E.B. Eichelberger, Hazard Detection in Combinational and Sequential Switching Circuits, IBM Journal of Research and Development, Vol. 9, pp. 90\u201399, 1965.","journal-title":"IBM Journal of Research and Development"},{"key":"8_CR12","doi-asserted-by":"publisher","first-page":"666","DOI":"10.1145\/359576.359585","volume":"21","author":"C. A. R. R. Hoare","year":"1978","unstructured":"C.A.R. Hoare, Communicating Sequential Processes, Communications of the ACM, Vol. 21, pp. 666\u2013677, 1978.","journal-title":"Communications of the ACM"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"D.A. Huffman, The Synthesis of Sequential Switching Circuits, in Sequential Machines: Selected Papers, (E.F. Moore ed.), Addison-Wesley, Reading Massachusetts, pp. 3\u201362, 1964, First appeared in the J. Franklin Inst., Vol. 257, pp. 161\u2013190, 1954.","DOI":"10.1016\/0016-0032(54)90574-8"},{"key":"8_CR14","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1007\/BF01660034","volume":"1","author":"A. J. Martin","year":"1986","unstructured":"A. J. Martin, Compiling Communicating Processes into Delay-Insensitive VLSI Circuits, Distributed Computing, Vol. 1, pp. 226\u2013234, 1986.","journal-title":"Distributed Computing"},{"key":"8_CR15","unstructured":"A. J. Martin et al., The Design of an Asynchronous Microprocessor, in Advanced Research in VLSI, Proceedings of the Decennial Caltech Conference on VLSI, (C.L. Seitz ed.), 1989."},{"key":"8_CR16","unstructured":"A. J. Martin, Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits, in UT Year of Programming Institute on Concurrent Programming, (C.A.R. Hoare ed.), Addison-Wesley, 1989."},{"key":"8_CR17","volume-title":"Introduction to the Theory of Switching Circuits","author":"E. J. McCluskey","year":"1965","unstructured":"E.J. McCluskey, Introduction to the Theory of Switching Circuits, McGraw-Hill Book Company, New York, 1965."},{"key":"8_CR18","unstructured":"C.E. Molnar, T.P. Fang and F.U. Rosenberger, Synthesis of Delay-Insensitive Modules, in Proceedings 1985, Chapel Hill Conference on VLSI, (H. Fuchs ed.), Computer Science Press, pp.67\u201386, 1985."},{"key":"8_CR19","unstructured":"D. E. Muller and W.S. Bartky, A Theory of Asynchronous Circuits, Proceedings of an International Symposium on the Theory of Switching, Vol. 29 of the Annals of the Computation Laboratory of Harvard University, Harvard University Press, Cambridge, Mass., pp. 204\u2013243, 1959."},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"M. Rem, Concurrent Computations and VLSI Circuits, in Control Flow and Data Flow: Concepts of Distributed Computing, (M. Broy ed.), Springer-Verlag, pp. 399\u2013437, 1985.","DOI":"10.1007\/978-3-642-82921-5_9"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"M. Rem, Trace Theory and Systolic Computations, in Proceedings PARLE, Parallel Architectures and Languages Europe, Vol. 1, (J.W. de Bakker, A.J. Nijman and P.C. Treleaven eds.), Springer-Verlag, pp. 14\u201334, 1987.","DOI":"10.1007\/3-540-17943-7_118"},{"key":"8_CR22","doi-asserted-by":"crossref","first-page":"1005","DOI":"10.1109\/12.2252","volume":"37","author":"F. Rosenberger","year":"1988","unstructured":"F. Rosenberger, C. Molnar, T. Chaney, and T-P. Fang, Q-modules: Internally Clocked Delay-Insensitive Modules, IEEE Transactions on Computers, Vol. 37, pp.1005\u20131018, 1988.","journal-title":"IEEE Transactions on Computers"},{"key":"8_CR23","unstructured":"C-J. Seger, Models and Algorithms for Race Analysis in Asynchronous Circuits, Ph. D. Thesis, Department of Computer Science, University of Waterloo, Research Report CS-88-22, 1988."},{"key":"8_CR24","unstructured":"C-J. Seger, The Complexity of Race Detection in VLSI Circuits, in Advanced Research in VLSI, Proceedings of the Decennial Caltech Conference on VLSI, (C.L. Seitz ed.), pp. 335\u2013350, 1989."},{"key":"8_CR25","unstructured":"C.L. Seitz, System Timing, in Introduction to VLSI Systems, C. Mead and L. Conway, Addison-Wesley, pp. 218\u2013262, 1980."},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"C. E. Shannon, A Symbolic Analysis of Relay and Switching Circuits, Trans. AIEE, pp. 731\u2013723, 1938.","DOI":"10.1109\/EE.1938.6431064"},{"key":"8_CR27","doi-asserted-by":"crossref","unstructured":"J. L.A. van de Snepscheut, Trace Theory and VLSI Design, Lecture Notes in Computer Science 200, Springer-Verlag, 1985.","DOI":"10.1007\/BFb0031414"},{"key":"8_CR28","doi-asserted-by":"crossref","unstructured":"I. E. Sutherland, Micropipelines, The 1988 Turing Award Lecture, to appear in CACM.","DOI":"10.1145\/1283920.1283946"},{"key":"8_CR29","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/BF01660032","volume":"1","author":"J. T. Udding","year":"1986","unstructured":"J. T. Udding, A Formal Model for Defining and Classifying Delay-Insensitive Circuits and Systems, Distributed Computing, Vol. 1, pp. 197\u2013204, 1986.","journal-title":"Distributed Computing"},{"key":"8_CR30","unstructured":"N. Weste and K. Eshragian, Principles of CMOS VLSI Design A Systems Perspective, Addison Wesley, 1985."}],"container-title":["Lecture Notes in Computer Science","Fundamentals of Computation Theory"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-51498-8_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:21:40Z","timestamp":1605648100000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-51498-8_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989]]},"ISBN":["9783540514985","9783540481805"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/3-540-51498-8_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1989]]}}}