{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T12:44:14Z","timestamp":1754484254825},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540521488"},{"type":"electronic","value":"9783540469056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/3-540-52148-8_30","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T21:23:28Z","timestamp":1330205008000},"page":"365-373","source":"Crossref","is-referenced-by-count":128,"title":["Verification of synchronous sequential machines based on symbolic execution"],"prefix":"10.1007","author":[{"given":"Olivier","family":"Coudert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Berthet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean Christophe","family":"Madre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"F. Anceau, \"Design Methodology for Large Custom Processors\". Proc. of the 1986 ESSIR Conference, Delft.","DOI":"10.1109\/ESSCIRC.1986.5468300"},{"key":"30_CR2","unstructured":"J. R. Armstrong, Chip-Level Modeling with VHDL, Prentice Hall, 1989."},{"key":"30_CR3","unstructured":"J. P. Billon, \"Perfect Normal Forms for Discrete Functions\", BULL Research Report N o 87019, June 1987."},{"key":"30_CR4","unstructured":"J. P. Billon, J. C. Madre, \"Original Concepts of PRIAM, an Industrial Tool for Efficient Formal Verification of Combinational Circuits\", in The Fusion of Hardware Design and Verification, G. J. Milne Editor, North Holland, 1988."},{"key":"30_CR5","unstructured":"O. Coudert, J. C. Madre, \"Logics over Finite Domain of Interpretation: Proof and Resolution Procedures\", BULL Research Report to appear, 1989."},{"key":"30_CR6","first-page":"6","volume":"7","author":"S. Devadas","year":"1988","unstructured":"S. Devadas, H. K. Ma, R. Newton, \"On the Verification of Sequential Machines at Differing Levels of Abstraction\", IEEE Transactions on CAD, Vol. 7, No. 6, 1988.","journal-title":"IEEE Transactions on CAD"},{"key":"30_CR7","unstructured":"D. Dietmeyer, Logic Design of Digital Systems, Allyn & Bacon, 2nd edition, 1978."},{"key":"30_CR8","volume-title":"Introduction to Automata Theory, Langages and Computation","author":"J. E. Hopcroft","year":"1979","unstructured":"J. E. Hopcroft, J. D. Ullman, Introduction to Automata Theory, Langages and Computation, Addison-Wesley, Reading, Mass., 1979."},{"key":"30_CR9","unstructured":"S. H. Hwang, A. R. Newton, \"An efficient Design Correctness Checker of Finite State Machines\", ICCAD 1987."},{"key":"30_CR10","unstructured":"D. Jaillet, P. Mertens, LDS Reference Manual, BULL S.A., May 1987."},{"key":"30_CR11","doi-asserted-by":"crossref","unstructured":"J. C. Madre, J. P. Billon, \"Proving Circuit Correctness using Formal Comparison Between Expected and Extracted Behaviour\", Proc. of the 25th Design Automation Conference, 1988.","DOI":"10.1109\/DAC.1988.14759"},{"key":"30_CR12","unstructured":"J. C. Madre, O. Coudert, \"Formal Verification of Digital Circuits Using a Propositional Theorem Prover\", IFIP Working Conference on the CAD Systems Using AI Techniques, June 1989."},{"key":"30_CR13","unstructured":"J. Y. Murzin, \"FAON A functional Abstractor of Netlist\", Actes du S\u00e9minaire de Programmation Logique, Lannion, France, 1986."},{"key":"30_CR14","doi-asserted-by":"crossref","unstructured":"K. J. Supowit, S. J. Friedman, \"A new Method for Verifying Sequential Circuits\", Proc. of the 23rd Design Automation Conference, 1986.","DOI":"10.1109\/DAC.1986.1586089"}],"container-title":["Lecture Notes in Computer Science","Automatic Verification Methods for Finite State Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-52148-8_30.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:06:56Z","timestamp":1619572016000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-52148-8_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540521488","9783540469056"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-52148-8_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1990]]}}}