{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:00:20Z","timestamp":1725663620831},"publisher-location":"Berlin, Heidelberg","reference-count":47,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540522553"},{"type":"electronic","value":"9783540469391"}],"license":[{"start":{"date-parts":[[1990,1,1]],"date-time":"1990-01-01T00:00:00Z","timestamp":631152000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/3-540-52255-7_45","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T21:27:48Z","timestamp":1330205268000},"page":"243-266","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Simulation machine and integrated implementation of neural networks"],"prefix":"10.1007","author":[{"given":"C.","family":"Jutten","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gu\u00e9rin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"H\u00e9rault","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,8]]},"reference":[{"key":"22_CR1","unstructured":"ALSPECTOR J., ALLEN R., HU V., SATYANARYANA S., \u00abStochastic learning networks and their electronic implementation\u00bb, Proc. Conf. Neural Information Processing Systems, Denver, Nov. 1987"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"AKERS L., WALKER M., \u00abA limited interconnect, highly layered synthetic neural architecture\u00bb, in VLSI for A.I., Delgado-Frias J.G. and Moore W. (Eds), Kluwers Academic Publishers, 1988","DOI":"10.1007\/978-1-4613-1619-0_20"},{"key":"22_CR3","unstructured":"BEYNON T., DODD N., \u00abThe implantation of Multi-layer Perceptrons on Transputer Networks\u00bb, Proc. of 7th OCCAM User's Group Meeting, Grenoble, Sept. 1987"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"BLAYO F., HURAT P., \u00abA VLSI systolic array dedicated to Hopfield Neural Network\u00bb, Proc. of the Int. Workshop on VLSI for A.I., Univ. of Oxford, 1988","DOI":"10.1007\/978-1-4613-1619-0_24"},{"key":"22_CR5","first-page":"146","volume-title":"Journ\u00e9es d'\u00e9lectronique 89: Artificial Neural Networks of Swiss Federal Institute of Technology","author":"F. Blayo","year":"1989","unstructured":"BLAYO F. MARCHAL P., \u00abExtension des automates cellulaires au calcul neuromim\u00e9tique\u00bb, Journ\u00e9es d'\u00e9lectronique 89: Artificial Neural Networks of Swiss Federal Institute of Technology, pp. 146\u2013157, Presses Polytechniques Romandes, Lausanne 1989"},{"key":"22_CR6","unstructured":"BLAYO F., \u00abLes impl\u00e9mentations VLSI de r\u00e9seaux de neurones\u00bb, Tutorial in 2nd Int. Conf. Neuro-N\u00eemes: neural networks and their applications, N\u00eemes (France), Nov. 1989"},{"key":"22_CR7","unstructured":"CHOL P., MUNTEAN T., \u00abNEURAL: Towards an OCCAM extension for neurocomputer\u00bb, n'EURO 88, pp. 653\u2013662, Paris, June 1988"},{"key":"22_CR8","unstructured":"CRUZ C.A., \u00abNeural network hardware performance assessment\u00bb, INNS 88, Sept. 88"},{"key":"22_CR9","unstructured":"DENKER J. (Eds), \u00abNeural networks for computing\u00bb, Proc. Int. Snowbird Conf., AIP no 151"},{"issue":"4","key":"22_CR10","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1016\/0893-6080(89)90039-7","volume":"2","author":"E. Deprit","year":"1989","unstructured":"DEPRIT E., \u00abImplementation recurrent back-propagation on the Connection Machine\u00bb, Neural Networks, vol. 2, 4, pp. 295\u2013314, 1989","journal-title":"Neural Networks"},{"key":"22_CR11","unstructured":"DURANTON M., GOBERT J., MAUDUIT N., \u00abA digital VLSI module for neural networks\u00bb, n'EURO 88, pp. 720\u2013724, Paris, June 1988"},{"key":"22_CR12","unstructured":"ERNOULT C., \u00abPerformances of back-propagation on a parallel transputer-based machine\u00bb, Ist Int. Conf. Neuro-N\u00eemes: neural networks and their applications, N\u00eemes (France), pp. 311\u2013324, nov. 1989"},{"issue":"suppl.1","key":"22_CR13","first-page":"381","volume":"1","author":"E. Fiesler","year":"1988","unstructured":"FIESLER E., CHOUDRY A., CAULFIELD H.J., \u00abWeight discretization in backward error propagation neural networks\u00bb, Abstract in Neural Networks, vol. 1, suppl. 1, p. 381, 1988","journal-title":"Abstract in Neural Networks"},{"issue":"suppl.1","key":"22_CR14","first-page":"381","volume":"1","author":"B. Furman","year":"1988","unstructured":"FURMAN B., WHITE J., ABIDI A., \u00abCMOS Analog IC implementing the Back Propagation Algorithm\u00bb, Abstract in Neural Networks, vol. 1, suppl. 1, p. 381, 1988","journal-title":"Abstract in Neural Networks"},{"key":"22_CR15","doi-asserted-by":"crossref","first-page":"956","DOI":"10.1109\/JSSC.1984.1052251","volume":"SC-17","author":"B. Gilbert","year":"1984","unstructured":"GILBERT B., \u00abA monolithic 16-channel analog array normalizer\u00bb, IEEE, Journal of Solid State Circuits, vol. SC-17, p. 956, 1984","journal-title":"IEEE, Journal of Solid State Circuits"},{"key":"22_CR16","doi-asserted-by":"crossref","unstructured":"GOSER K., RUCKERT U., \u00abVLSI design of associative networks.\u00bb, Proc. of the Int. Workshop on VLSI for A.I., Univ. of Oxford, 1988","DOI":"10.1007\/978-1-4613-1619-0_21"},{"key":"22_CR17","doi-asserted-by":"crossref","unstructured":"GRAF H.P., JACKEL L.D., HOWARD R.E. et al., \u00abVLSI implementation of a neural network memory with several hundred of neurons\u00bb, AIP Conf., Proceeding no 151, p. 182\u2013187, 1986","DOI":"10.1063\/1.36253"},{"issue":"1","key":"22_CR18","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1016\/0893-6080(88)90021-4","volume":"1","author":"S. Grossberg","year":"1988","unstructured":"GROSSBERG S., \u00abNon-linear neural networks: principles, mechanisms and architectures\u00bb, Neural Networks, vol. 1, 1, pp. 17\u201361, 1988","journal-title":"Neural Networks"},{"issue":"3","key":"22_CR19","first-page":"117","volume":"5","author":"A. Guerin","year":"1988","unstructured":"GUERIN A., HERAULT J., \u00abCRASY: Une architecture de calcul reconfigurable pour la simulation de r\u00e9seaux neuromim\u00e9tiques\u00bb, Traitement du Signal, vol 5, no 3, pp. 117\u2013186, 1988","journal-title":"Traitement du Signal"},{"key":"22_CR20","unstructured":"GUERIN A., JUTTEN C., \u00abVLSI and machines pour le connexionnisme\u00bb, 11\u00e8me journ\u00e9es francophones sur l'informatique, EC 2 (Eds), pp. 117\u2013161, Nancy, Janv. 1989"},{"key":"22_CR21","doi-asserted-by":"crossref","unstructured":"HERAULT J., JUTTEN C., \u00abSpace or time adaptive signal processing by neural network models\u00bb, AIP Conf., Proceeding no 151, p. 206\u2013211, 1986","DOI":"10.1063\/1.36258"},{"issue":"suppl.1","key":"22_CR22","first-page":"385","volume":"1","author":"V. Hu","year":"1988","unstructured":"HU V., KRAMER A., KO, P., \u00abEEPROMs as Analog storage devices for neural nets\u00bb, Abstract in Neural Networks, vol. 1, suppl. 1, p. 385, 1988","journal-title":"Abstract in Neural Networks"},{"key":"22_CR23","unstructured":"JOHANNET A. et al., \u00abA transputer based neurocomputer\u00bb, Proc. of 7th OCCAM User's group meeting, Grenoble, Sept. 1987"},{"key":"22_CR24","first-page":"207","volume-title":"Emulateurs de r\u00e9seaux neuronaux: vers un syst\u00e8me de C.A.O. d'architectures neuronales","author":"C. Jutten","year":"1989","unstructured":"JUTTEN C., GUERIN A., \u00abEmulateurs de r\u00e9seaux neuronaux: vers un syst\u00e8me de C.A.O. d'architectures neuronales\u00bb, Journ\u00e9es d'\u00e9lectronique 89: Artificial Neural Networks of Swiss Federal Institute of Technology, pp. 207\u2013221, Presses Polytechniques Romandes, Lausanne 1989"},{"key":"22_CR25","doi-asserted-by":"crossref","unstructured":"JUTTEN C., HERAULT J., \u00abAnalog implementation of a permanent unsupervised learning algorithm\u00bb, NATO Advanced Research Workshop on Neurocomputing, Les Arcs (France), Feb. 27\u2013March. 3, 1989, to be published by Springer Verlag","DOI":"10.1007\/978-3-642-76153-9_18"},{"key":"22_CR26","unstructured":"KOHONEN T., Self organization and associative memory, Springer verlag, 1984"},{"key":"22_CR27","doi-asserted-by":"crossref","unstructured":"KORB T., ZELL A., \u00abA declarative neural networkd description language\u00bb, Microprocessing and microprogramming, no 27, pp. 181\u2013188, 1989","DOI":"10.1016\/0165-6074(89)90043-4"},{"issue":"suppl.1","key":"22_CR28","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1016\/0893-6080(88)90415-7","volume":"1","author":"F.G. Kub","year":"1988","unstructured":"KUB F.G., ANCONA M.G., MACK I.A. et al., \u00abArchitecture for large microelectronic supervised learning artificial neural networks using a hybrid digital analog approach\u00bb, Abstract in Neural Networks, vol. 1, suppl. 1, p. 389, 1988","journal-title":"Neural Networks"},{"key":"22_CR29","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1109\/ICNN.1988.23925","volume":"2","author":"S. Kung","year":"1988","unstructured":"KUNG S., HWANG J., \u00abDigital VLSI Architectures for artificial neural nets\u00bb, Proc. IEEE Int. Conf. on Neural Networks, vol. 2, pp. 165\u201372, San Diego, 1988","journal-title":"Proc. IEEE Int. Conf. on Neural Networks"},{"key":"22_CR30","unstructured":"LAWSON J.C., \u00abSMART: Sparse Matrix Adaptive and Recursive Transforms\u00bb, Rapport de recherche interne, INPG-TIRF, May 1989"},{"key":"22_CR31","doi-asserted-by":"crossref","unstructured":"LAZZARO J. et al., \u00abWinner-take-all networks of order N complexity\u00bb, Proc. 1988 IEEE Conf. on Neural Information Processing, Denver, 1988","DOI":"10.21236\/ADA451466"},{"issue":"1","key":"22_CR32","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1016\/0893-6080(88)90024-X","volume":"1","author":"C. Mead","year":"1988","unstructured":"MEAD C., MAHOWALD M. A., \u00abA silicon model of early visual processing\u00bb, Neural Networks, vol. 1, 1, pp. 91\u201397, 1988","journal-title":"Neural Networks"},{"key":"22_CR33","volume-title":"Analog VLSI and neural systems","author":"C. Mead","year":"1989","unstructured":"MEAD C., Analog VLSI and neural systems, Addison-Wesley, Reading, 1989"},{"key":"22_CR34","unstructured":"MUNTEAN T., \u00abSUPERNODE: Une architecture parall\u00e8le reconfigurable de transputers\u00bb, BIGRE no 56, Nov. 1987"},{"issue":"3","key":"22_CR35","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/4.307","volume":"SC-23","author":"A.F. Murray","year":"1988","unstructured":"MURRAY A.F., SMITH A.V., \u00abAsynchronous VLSI neural networks using pulse stream arithmetic\u00bb, IEEE Journal of Solid State Circuits and Systems, vol. SC-23, 3, pp. 688\u201397, 1988","journal-title":"IEEE Journal of Solid State Circuits and Systems"},{"issue":"suppl.1","key":"22_CR36","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1016\/0893-6080(88)90425-X","volume":"1","author":"J. Paulos","year":"1988","unstructured":"PAULOS J., HOLLIS P., \u00abA VLSI architecture for feedforward networks with integral back propagation\u00bb, Abstract in Neural Networks, vol. 1, suppl. 1, p. 399, 1988","journal-title":"Neural Networks"},{"key":"22_CR37","unstructured":"PETROWSKY et al., \u00abImplantation de r\u00e9seaux de neurones formels sur une architecture multiprocesseurs\u00bb, Colloque europ\u00e9en sur les hypercubes et les calculateurs parall\u00e8les, Rennes, Oct. 1989"},{"key":"22_CR38","doi-asserted-by":"crossref","unstructured":"ROSSETTO O., KREUZER I., JUTTEN C., HERAULT J., \u00abAnalog VLSI of synaptic matrices as building blocks for neural networks\u00bb, IEEE Micro, special issue, to appear in December 1989","DOI":"10.1109\/40.42987"},{"key":"22_CR39","doi-asserted-by":"crossref","unstructured":"SIVILOTTI M., EMERLING M., MEAD C., \u00abVLSI Architectures for implementation of neural networks\u00bb, AIP Conf. Proc., no 151, pp. 408\u2013413, 1986","DOI":"10.1063\/1.36247"},{"issue":"3","key":"22_CR40","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1109\/4.32008","volume":"SC-24","author":"M. Verleysen","year":"1989","unstructured":"VERLEYSEN M., SIRLETTI B., VANDEMEULEBROECKE A, JESPERS P., \u00abNeural Network for high storage content adressable memory: VLSI circuit and learning algorithm\u00bb, IEEE Journal of Solid State Circuits, vol. SC-24, 3, pp. 562\u201369, 1989","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"22_CR41","doi-asserted-by":"crossref","unstructured":"VITTOZ E., ARREGUIT X., \u00abCMOS Integration of H\u00e9rault-Jutten cells for separation of sources\u00bb, Analog Implementation of Neural Systems, C. Mead and M. Ismail (Eds), Kluwer Academic Publishers, Nowell, 1989","DOI":"10.1007\/978-1-4613-1639-8_3"},{"key":"22_CR42","first-page":"224","volume-title":"Analog VLSI implementation of neural networks","author":"E. Vittoz","year":"1989","unstructured":"VITTOZ E., \u00abAnalog VLSI implementation of neural networks\u00bb, Journ\u00e9es d'\u00e9lectronique 89: Artificial Neural Networks of Swiss Federal Institute of Technology, pp. 224\u2013250, Presses Polytechniques Romandes, Lausanne 1989"},{"key":"22_CR43","first-page":"292","volume-title":"\u00abAnalog VLSI Implementation of a Kohonen map","author":"E. Vittoz","year":"1989","unstructured":"VITTOZ E., HEIM P., ARREGUIT X. et al., \u00abAnalog VLSI Implementation of a Kohonen map\u00bb, Journ\u00e9es d'\u00e9lectronique 89: Artificial Neural Networks of Swiss Federal Institute of Technology, pp. 292\u2013301, Presses Polytechniques Romandes, Lausanne 1989"},{"key":"22_CR44","doi-asserted-by":"crossref","unstructured":"WIDROW B., HOFF M.E., \u00abAdaptive switching circuits\u00bb, 1960 WESCON Convention, pp. 96\u2013104, 1960","DOI":"10.21236\/AD0241531"},{"issue":"suppl.1","key":"22_CR45","first-page":"415","volume":"1","author":"J. White","year":"1988","unstructured":"WHITE J., FURMAN B., ABIDI A., BAKER R., \u00abParallel analog architecture for 2 D Gaussian Convolution of Images\u00bb, Abstract in Neural Networks, vol. 1, suppl. 1, p. 415, 1988","journal-title":"Neural Networks"},{"key":"22_CR46","unstructured":"Abstracts of the first annual INNS meeting, Boston 1988, Pergamon Press, pp. 369\u2013416"},{"key":"22_CR47","unstructured":"DARPA, Neural Network study, AFCEA Int. Press, 1988"}],"container-title":["Lecture Notes in Computer Science","Neural Networks"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-52255-7_45","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,9]],"date-time":"2020-01-09T00:10:37Z","timestamp":1578528637000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-52255-7_45"}},"subtitle":["A review of methods, problems and realizations"],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540522553","9783540469391"],"references-count":47,"URL":"https:\/\/doi.org\/10.1007\/3-540-52255-7_45","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1990]]},"assertion":[{"value":"8 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}