{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T21:40:12Z","timestamp":1742593212588,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540530657"},{"type":"electronic","value":"9783540465973"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/3-540-53065-7_136","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T21:54:53Z","timestamp":1330206893000},"page":"592-603","source":"Crossref","is-referenced-by-count":0,"title":["Scalable cache coherence for large shared memory multiprocessors"],"prefix":"10.1007","author":[{"given":"Manu","family":"Thapar","sequence":"first","affiliation":[]},{"given":"Bruce","family":"Delagi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"54_CR1","doi-asserted-by":"crossref","unstructured":"Anant Agarwal, Richard Simoni, John Hennessy, and Mark Horowitz. An evaluation of directory schemes for cache coherence. In Proceedings of the 15th International Symposium on Computer Architecture, pages 281\u2013289, 1988.","DOI":"10.1109\/ISCA.1988.5238"},{"key":"54_CR2","first-page":"170","volume":"II","author":"T. Anderson","year":"1989","unstructured":"Thomas Anderson. The performance implications of spin-waiting alternatives for shared memory multiprocessors. In 1989 International Conference on Parallel Processing, pages 170\u2013174, 1989. Vol II.","journal-title":"1989 International Conference on Parallel Processing"},{"issue":"4","key":"54_CR3","doi-asserted-by":"publisher","first-page":"274","DOI":"10.1145\/6513.6514","volume":"4","author":"J. Archibald","year":"1986","unstructured":"James Archibald and Jean-Loup Baer. Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Transactions on Computer Systems, 4(4):274\u2013298, November 1986.","journal-title":"ACM Transactions on Computer Systems"},{"key":"54_CR4","first-page":"233","volume":"I","author":"S. J. Baylor","year":"1989","unstructured":"Sandra Johnson Baylor and Faye A. Briggs. The effects of cache coherence on the performance of parallel PDE algorithms in multiprocessors. In Proceedings of the 1989 International Conference on Parallel Processing, pages 233\u2013236, 1989. Vol-I.","journal-title":"Proceedings of the 1989 International Conference on Parallel Processing"},{"key":"54_CR5","doi-asserted-by":"crossref","unstructured":"Philip Bitar and Alvin Despain. Multiprocessor cache synchronization. In Proceedings of the 13th International Symposium on Computer Architecture, pages 424\u2013433, 1986.","DOI":"10.1145\/17356.17405"},{"key":"54_CR6","unstructured":"W.C. Brantley, K.P. McAuliffe, and J. Weiss. RP3 processor-memory element. In Proceedings of the 1985 International Conference on Parallel Processing, pages 782\u2013789, 1985."},{"key":"54_CR7","unstructured":"Greg Byrd. Personal communication regarding talk given by Tom Knight at a workshop on ultra large scale message passing computers, 1987."},{"key":"54_CR8","first-page":"196","volume":"I","author":"G. Byrd","year":"1989","unstructured":"Gregory Byrd, Nakul Saraiya, and Bruce Delagi. Multicast communication in multi-processor systems. In Proceedings of the 1989 International Conference on Parallel Processing, pages 196\u2013200, 1989. Vol-I.","journal-title":"Proceedings of the 1989 International Conference on Parallel Processing"},{"issue":"12","key":"54_CR9","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","volume":"c-27","author":"L. M. Censier","year":"1978","unstructured":"Lucien M. Censier and Paul Feautrier. A new solution to coherence problems in multicache systems. IEEE Transactions on Computers, c-27(12):1112\u20131118, December 1978.","journal-title":"IEEE Transactions on Computers"},{"key":"54_CR10","unstructured":"In IEEE Computer. Special issue on cache architectures for tightly coupled multi-processors. vol. 23, no.6. IEEE Computer Society, June 1990."},{"key":"54_CR11","doi-asserted-by":"crossref","unstructured":"Michel Dubois, Christoph Scheurich, and Faye Briggs. Memory access buffering in multiprocessors. In Proceedings of the 13th International Symposium on Computer Architecture, pages 434\u2013442, 1986.","DOI":"10.1145\/17356.17406"},{"key":"54_CR12","doi-asserted-by":"crossref","unstructured":"M. Odaka et.al. A 512Kb\/5ns BiCMOS RAM with 1KG\/150ps logic gate array. In Proceedings of the 1989 IEEE International Solid-State Circuits Conference, pages 28\u201329, 1989.","DOI":"10.1109\/ISSCC.1989.48219"},{"key":"54_CR13","doi-asserted-by":"crossref","unstructured":"T. Takeshima et.al. A 55ns 16Mb DRAM. In Proceedings of the 1989 IEEE International Solid-State Circuits Conference, pages 246\u2013247, 1989.","DOI":"10.1109\/ISSCC.1989.48275"},{"key":"54_CR14","doi-asserted-by":"crossref","unstructured":"James Goodman, Mary Vernon, and Philip Woest. Efficient synchronization primitives for large-scale cache-coherent multiprocessors. In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pages 64\u201375, April 1989.","DOI":"10.1145\/70082.68188"},{"key":"54_CR15","doi-asserted-by":"crossref","unstructured":"Daniel Lenoski, James Laudon, Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. The directory-based cache coherence protocol for the DASH multiprocessor. Technical Report CSL-TR-89-404, Computer Systems Laboratory, Stanford University, 1989.","DOI":"10.1145\/325164.325132"},{"key":"54_CR16","doi-asserted-by":"crossref","unstructured":"Christoph Scheurich and Michel Dubois. Correct memory operation of cache-based multiprocessors. In Proceedings of the 14th International Symposium on Computer Architecture, pages 234\u2013243, 1987.","DOI":"10.1145\/30350.30377"},{"key":"54_CR17","unstructured":"Manu Thapar and Bruce Delagi. Design and implementation of a distributed directory cache coherence protocol. Technical report KSL-89-72, Stanford University, 1989."},{"issue":"6","key":"54_CR18","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/2.55504","volume":"23","author":"M. Thapar","year":"1990","unstructured":"Manu Thapar and Bruce Delagi. Stanford distributed-directory protocol. IEEE Computer, 23(6):78\u201380, June 1990.","journal-title":"IEEE Computer"},{"key":"54_CR19","doi-asserted-by":"crossref","unstructured":"Wolf-Dietrich Weber and Anoop Gupta. Analysis of cache invalidation patterns in multiprocessors. In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pages 243\u2013256, 1989.","DOI":"10.1145\/70082.68205"}],"container-title":["Lecture Notes in Computer Science","CONPAR 90 \u2014 VAPP IV"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-53065-7_136.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T21:05:55Z","timestamp":1742591155000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-53065-7_136"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540530657","9783540465973"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-53065-7_136","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1990]]}}}