{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:57:57Z","timestamp":1725663477896},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540530657"},{"type":"electronic","value":"9783540465973"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/3-540-53065-7_147","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T21:56:06Z","timestamp":1330206966000},"page":"709-720","source":"Crossref","is-referenced-by-count":6,"title":["An efficient scheme for fine-grain software pipelining"],"prefix":"10.1007","author":[{"given":"Guang R.","family":"Gao","sequence":"first","affiliation":[]},{"given":"Herbert H. J.","family":"Hum","sequence":"additional","affiliation":[]},{"given":"Yue-Bong","family":"Wong","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"65_CR1","doi-asserted-by":"crossref","unstructured":"A. Aiken and A. Nicolau. Optimal loop parallelization. In Proc. of the 1988 ACM SIGPLAN Conf. on Programming Languages Design and Implementation, June 1988.","DOI":"10.1145\/53990.54021"},{"key":"65_CR2","unstructured":"Arvind and D.E. Culler. Managing resources in a parallel machine. In J.V. Woods, editor, Fifth Generation Computer Architecture, pages 103\u2013121. Elsevier Science Publishers, 1986."},{"issue":"1","key":"65_CR3","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1145\/59287.59291","volume":"11","author":"D. Bernstein","year":"1989","unstructured":"D. Bernstein and I. Gertner. Scheduling expressions on a pipelined processor with a maximal delay of one cycle. ACM Transactions on Programming Languages and Systems, 11(1):57\u201366, Jan. 1989.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"65_CR4","doi-asserted-by":"crossref","unstructured":"J.B. Dennis and G.R. Gao. An efficient pipelined dataflow processor architecture. In Proc. of the Supercomputing '88 Conf., pages 368\u2013373, Florida, Nov. 1988. IEEE Computer Society and ACM SIGARCH.","DOI":"10.1109\/SUPERC.1988.44674"},{"issue":"7","key":"65_CR5","doi-asserted-by":"crossref","first-page":"592","DOI":"10.1109\/TC.1984.5009332","volume":"C-33","author":"J.B. Dennis","year":"1984","unstructured":"J.B. Dennis, G.R. Gao, and K.W. Todd. Modeling the weather with a data flow supercomputer. IEEE Trans. on Computers, C-33(7):592\u2013603, 1984.","journal-title":"IEEE Trans. on Computers"},{"key":"65_CR6","unstructured":"G. R. Gao. A pipelined code mapping scheme for static dataflow computers. Technical Report TR-371, Laboratory for Computer Science, MIT, 1986."},{"key":"65_CR7","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1016\/0743-7315(89)90041-5","volume":"6","author":"G.R. Gao","year":"1989","unstructured":"G.R. Gao. Aspects of balancing techniques for pipelined data flow code generation. Journal of Parallel and Distributed Computing, 6:39\u201361, 1989.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"65_CR8","doi-asserted-by":"crossref","unstructured":"G.R. Gao, H.H.J. Hum, and Y.B. Wong. Towards efficient fine-grain software pipelining. In Proc. of the ACM Int'l. Conf. on Supercomputing, Amsterdam, Netherlands, June 1990.","DOI":"10.1145\/77726.255177"},{"key":"65_CR9","unstructured":"G.R. Gao, R. Tio, and H.H.J. Hum. Design of an efficient dataflow architecture without dataflow. In Proc. of the International Conf. on Fifth-Generation Computers, pages 861\u2013868, Tokyo, Japan, Dec. 1988."},{"key":"65_CR10","unstructured":"M.R. Garey and D.S. Johnson. Computers and Intractability: A guide to the Theory of NP-Completeness. W.H. Freeman and Company, 1979."},{"key":"65_CR11","doi-asserted-by":"crossref","unstructured":"P.B. Gibbons and S.S. Muchnik. Efficient instruction scheduling for a pipelined architecture. In Proc. of the ACM Symp. on Compiler Construction, pages 11\u201316, Palo Alto, Calif., June 1986.","DOI":"10.1145\/12276.13312"},{"issue":"3","key":"65_CR12","doi-asserted-by":"publisher","first-page":"422","DOI":"10.1145\/2166.357217","volume":"5","author":"J. Hennessy","year":"1983","unstructured":"J. Hennessy and T. Gross. Postpass code optimization of pipelined constraints. ACM Transactions on Programming Languages and Systems, 5(3):422\u2013448, July 1983.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"65_CR13","volume-title":"The Architecture of Pipelined Computers","author":"P.M. Kogge","year":"1981","unstructured":"P.M. Kogge. The Architecture of Pipelined Computers. McGraw-Hill Book Company, New York, 1981."},{"key":"65_CR14","unstructured":"S.Y. Kung, S.C. Lo, and P.S. Lewis. Timing analysis and optimization of VLSI data flow arrays. In Proc. of the 1986 International Conf. on Parallel Processing, 1986."},{"key":"65_CR15","doi-asserted-by":"crossref","unstructured":"M. Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Proc. of the 1988 ACM SIGPLAN Conf. on Programming Languages Design and Implementation, pages 318\u2013328, Atlanta, Georgia, June 1988.","DOI":"10.1145\/53990.54022"},{"key":"65_CR16","doi-asserted-by":"crossref","unstructured":"J.R. Larus and P.N. Hilfinger. Register allocation in the SPUR Lisp compiler. In Proc. of the ACM Symp. on Compiler Construction, pages 255\u2013263, Palo Alto, Calif., June 1986.","DOI":"10.1145\/12276.13337"},{"key":"65_CR17","doi-asserted-by":"crossref","unstructured":"C. V. Ramamoorthy and G. S. Ho. Performance evaluation of asynchronous concurrent systems using petri nets. IEEE Trans. on Computers, pages 440\u2013448, Sept. 1980.","DOI":"10.1109\/TSE.1980.230492"},{"key":"65_CR18","unstructured":"C. Ramchandani. Analysis of asynchronous concurrent systems. Technical Report TR-120, Laboratory for Computer Science, MIT, 1974."},{"key":"65_CR19","doi-asserted-by":"crossref","unstructured":"B.R. Rau and C.D. Glaeser. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In Proc. of the 14th Annual Workshop on Microprogramming, pages 183\u2013198, 1981.","DOI":"10.1145\/1014192.802449"},{"key":"65_CR20","doi-asserted-by":"crossref","unstructured":"R.F. Touzeau. A FORTRAN compiler for the FPS-164 scientific computer. In Proc. of the ACM SIGPLAN '84 Symp. on Compiler Construction, pages 48\u201357, June 1984.","DOI":"10.1145\/502949.502879"}],"container-title":["Lecture Notes in Computer Science","CONPAR 90 \u2014 VAPP IV"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-53065-7_147.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:26:13Z","timestamp":1605648373000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-53065-7_147"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540530657","9783540465973"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/3-540-53065-7_147","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1990]]}}}