{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:39Z","timestamp":1725663699640},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540544449"},{"type":"electronic","value":"9783540383628"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1991]]},"DOI":"10.1007\/3-540-54444-5_90","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T22:51:00Z","timestamp":1330210260000},"page":"87-98","source":"Crossref","is-referenced-by-count":0,"title":["An architectural model for OR-parallellism on distributed memory systems"],"prefix":"10.1007","author":[{"given":"F.","family":"Baiardi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D. M.","family":"Bella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,4]]},"reference":[{"key":"8_CR1","unstructured":"K.A.M. Ali, R. Karlsson, The MUSE OR-Parallel Prolog Model and its Performance, Proc. of the 1990 NACLP, pp. 757\u2013776, 1990."},{"key":"8_CR2","unstructured":"P. Borgwardt, Parallel Prolog Using Stack Segments on Shared Memory Multiprocessors, Proc. of the 1984 Int. Symposium on Logic Programming, IEEE, Atlantic City, pp. 2\u201311, 1984."},{"key":"8_CR3","first-page":"151","volume":"II","author":"J. Chassin","year":"1989","unstructured":"J. Chassin, U.C. Baron, W. Rapp, M. Ratcliff, Performance Analysis of a Parallel Prolog: a correlated approach, PARLE '89, vol. II, pp. 151\u2013164, Eindhoven, 1989.","journal-title":"PARLE '89"},{"key":"8_CR4","unstructured":"A. Ciepielewsky, S. Haridi, A Formal Model for OR-parallel Execution of Logic Programs, Proc. of IFIP 83, Mason ed., North Holland, 1983."},{"key":"8_CR5","unstructured":"J.S. Conery, Binding Environments for Parallel Logic Programs in Non-Shared Memory Multiprocessors, Proc. of the Int. Conference on Parallel Processing, IEEE, pp. 457\u2013467, 1987."},{"issue":"12","key":"8_CR6","doi-asserted-by":"crossref","first-page":"1434","DOI":"10.1109\/12.61072","volume":"39","author":"B.S. Fagin","year":"1990","unstructured":"B.S. Fagin, A.M. Despain, The Performance of Parallel Prolog Programs, IEEE Transaction on Computers, vol. 39, No. 12, pp. 1434\u20131445, 1990.","journal-title":"IEEE Transaction on Computers"},{"key":"8_CR7","unstructured":"G. Goupta, B. Jayaraman, On Criteria for Or-Parallel Execution Models of Logic Programs, Proc. of the 1990 NACLP, pp. 737\u2013756, 1990."},{"key":"8_CR8","first-page":"1","volume":"I","author":"S. Haridi","year":"1989","unstructured":"S. Haridi, E. Hagersten, The Cache Coherence Protocol of the Data Diffusion Machine, PARLE '89, vol. I, pp. 1\u201318, Eindhoven, 1989.","journal-title":"PARLE '89"},{"key":"8_CR9","unstructured":"B. Hausman, A. Ciepielewsky, S. Haridi, OR-parallel Prolog Made Efficient on Shared Memory Multiprocessors, Proc. of the Int. Conference on Parallel Processing, pp. 69\u201379, 1987."},{"key":"8_CR10","first-page":"133","volume":"II","author":"B. Hausman","year":"1989","unstructured":"B. Hausman, Pruning and Scheduling Speculative Work in OR-Parallel Prolog, PARLE '89, vol. II, pp. 133\u2013150, Eindhoven, 1989.","journal-title":"PARLE '89"},{"key":"8_CR11","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1007\/BF03037208","volume":"7","author":"Lusk","year":"1990","unstructured":"Lusk et al., The Aurora OR-Parallel Prolog System, New Generation Computing, 7, 243\u2013271, 1990.","journal-title":"New Generation Computing"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"S. Peyton Jones, C. Clack, J. Salkild, M. Hardie, GRIP: a High Performance Architecture for Parallel Graph Reduction, Functional Programming Languages and Computer Architecture, LNCS 274, September 1987.","DOI":"10.1007\/3-540-18317-5_7"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"A.G. Ranade, How to Emulate Shared Memory, Proc. of 28th IEEE Symposium on Fundations of Computer Science, pp. 185\u2013194, 1987.","DOI":"10.1109\/SFCS.1987.32"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"C.L. Seitz, Concurrent VLSI Architectures, IEEE Trans. on Computers, C33, 12, 1984.","DOI":"10.1109\/TC.1984.1676396"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"E. Tick, Memory Performance of Prolog Architectures, Kluwer Academic, 1987.","DOI":"10.1007\/978-1-4613-2017-3"},{"key":"8_CR16","unstructured":"P. Tinker, G. Lindstrom, A Performance Oriented Design for OR-parallel Logic Programming, Proc. of the Int. Conference on Logic Programming, Melbourne, 1987."},{"key":"8_CR17","unstructured":"H. Touati, A. Despain, An Empirical Study of the Warren Abstract Machine, Proc. of the Int. Conference on Parallel Processing, IEEE, 1987."},{"issue":"3","key":"8_CR18","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1145\/828.1892","volume":"31","author":"E. Upfal","year":"1984","unstructured":"E. Upfal, Efficient Schemes for Parallel Communication, Journal of ACM, vol. 31, No. 3, pp. 507\u2013517, 1984.","journal-title":"Journal of ACM"},{"key":"8_CR19","series-title":"Technical Report","volume-title":"General Purpose Parallel Architecture","author":"L.G. Valiant","year":"1989","unstructured":"L.G. Valiant, General Purpose Parallel Architecture, Technical Report TR-07-89, Harward University, Cambridge, 1989."},{"key":"8_CR20","unstructured":"D.H.D. Warren, An Abstract Prolog Instruction Set, Technical Report 309, SRI International, AI Center, 1983."},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"D.H.D. Warren, OR-parallel Execution Models of Prolog, Proc. of the Int. Joint Conference on Theory and Practice of Software Development, Pisa, pp. 243\u2013259, 1987.","DOI":"10.1007\/BFb0014984"},{"key":"8_CR22","unstructured":"D.H.D. Warren, The SRI Model of OR-parallel Execution of Prolog. Abstract Design and Implementation Issues, Proc. of the Int. Conference on Parallel Processing, pp. 92\u2013102, 1987."},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"D.S. Warren, Efficient Memory Management for Flexible Control Strategies, Proc. of the Int. Conference on Parallel Processing, IEEE, pp. 198\u2013202, 1984.","DOI":"10.1007\/BF03037327"},{"key":"8_CR24","unstructured":"H. Westphal, P. Robert, J. Chassin, J.Syre, The PEPSys Model Combining Backtracking, AND-and OR-parallelism, Proc. of the Int. Conference on Parallel Processing, IEEE, pp. 436\u2013448, 1987."}],"container-title":["Lecture Notes in Computer Science","Programming Language Implementation and Logic Programming"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-54444-5_90.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:54:40Z","timestamp":1605646480000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-54444-5_90"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991]]},"ISBN":["9783540544449","9783540383628"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/3-540-54444-5_90","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1991]]}}}