{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:03Z","timestamp":1725663663858},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540551799"},{"type":"electronic","value":"9783540467632"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1992]]},"DOI":"10.1007\/3-540-55179-4_13","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T09:50:45Z","timestamp":1330249845000},"page":"125-135","source":"Crossref","is-referenced-by-count":0,"title":["Temporal precondition verification of design transformations"],"prefix":"10.1007","author":[{"given":"Ranga","family":"Vemuri","sequence":"first","affiliation":[]},{"given":"Anuradha","family":"Sridhar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,29]]},"reference":[{"unstructured":"D. Bjorner, A. P. Ershov, and N. D. Jones (eds.), \u201cPartial Evaluation and Mixed Computation\u201d, North-Holland, 1988.","key":"13_CR1"},{"unstructured":"R. S. Boyer and J. S. Moore, \u201cThe Correctness Problem in Computer Science\u201d, Academic Press, 1981.","key":"13_CR2"},{"unstructured":"Steven Johnson, \u201cDigital Design from Recursion Equations\u201d MIT Press, 1982.","key":"13_CR3"},{"unstructured":"L. Meertens (ed.), \u201cProgram Specification and Transformations, North-Holland, 1987.","key":"13_CR4"},{"doi-asserted-by":"crossref","unstructured":"W. Rosentiel, \u201cOptimizations in High-level Synthesis\u201d, Microprocessing and Microprogramming, pp. 347\u2013352, 1986.","key":"13_CR5","DOI":"10.1016\/0165-6074(86)90063-3"},{"doi-asserted-by":"crossref","unstructured":"A. Sridhar and R. Vemuri, \u201cAutomatic Precondition Verification for High-Level Design Transformations\u201d, Proc. International Symposium on Circuits and Systems, 1990.","key":"13_CR6","DOI":"10.1109\/ISCAS.1990.112554"},{"unstructured":"R. R. Vemuri, \u201cA Transformational Approach to Register Transfer Level Design-Space Exploration\u201d, Ph.D. Thesis, Case Western Reserve University, January 1989.","key":"13_CR7"},{"unstructured":"R. Vemuri and C.A. Papachristou, \u201cOn the Control-Step Assignment in A Transformational Synthesis System\u201d in G. Saucier and P. McLellan (ed.), Logic and Architecture Synthesis for Silicon Compilers, Elsevier, 1988.","key":"13_CR8"},{"unstructured":"R. A. Walker and D. E. Thomas, \u201cDesign Transformation for Algorithmic Level IC Design\u201d, IEEE Trans. on Computer-Aided Design, pp. 1115\u20131128, October 1989.","key":"13_CR9"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-55179-4_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:28:14Z","timestamp":1619573294000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-55179-4_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992]]},"ISBN":["9783540551799","9783540467632"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-55179-4_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1992]]}}}