{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:52:38Z","timestamp":1742388758925},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540551799"},{"type":"electronic","value":"9783540467632"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1992]]},"DOI":"10.1007\/3-540-55179-4_38","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T09:52:13Z","timestamp":1330249933000},"page":"410-420","source":"Crossref","is-referenced-by-count":3,"title":["Formal verification of speed-dependent asynchronous circuits using symbolic model checking of Branching Time Regular Temporal Logic"],"prefix":"10.1007","author":[{"given":"Kiyoharu","family":"Hamaguchi","sequence":"first","affiliation":[]},{"given":"Hiromi","family":"Hiraishi","sequence":"additional","affiliation":[]},{"given":"Shuzo","family":"Yajima","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,29]]},"reference":[{"key":"38_CR1","doi-asserted-by":"crossref","unstructured":"E. M. Clarke, E. A. Emerson, and A. P. Sistla. Automatic Verification of Finite State Concurrent Systems Using Temporal Logic Specifications: A Practical Approach. In 10th ACM Symposium on Principles of Programming Languages, pages 117\u2013126, January 1983.","DOI":"10.1145\/567067.567080"},{"key":"38_CR2","unstructured":"J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and J. Hwang. Symbolic Model Checking: 1020 States and Beyond. In Proceedings of 5th IEEE Symposium on Logic in Computer Science, June 1990."},{"issue":"12","key":"38_CR3","doi-asserted-by":"crossref","first-page":"1035","DOI":"10.1109\/TC.1986.1676711","volume":"C-35","author":"M. C. Browne","year":"1986","unstructured":"M. C. Browne, E. M. Clarke, D. L. Dill, and B. Mishra. Automatic Verification of Sequential Circuits Using Temporal Logic. IEEE Transactions on Computers, C-35(12):1035\u20131044, December 1986.","journal-title":"IEEE Transactions on Computers"},{"key":"38_CR4","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1049\/ip-d.1986.0043","volume":"133","author":"D. L. Dill","year":"1986","unstructured":"D. L. Dill and E. M. Clarke. Automatic Verification of Asynchronous Circuits Using Temporal Logic. IEE Proceedings, 133:276\u2013282, September 1986.","journal-title":"IEE Proceedings"},{"key":"38_CR5","doi-asserted-by":"crossref","unstructured":"R. Alur and D. Dill. Automata for Modeling Real-Time Systems. In Proceedings of ICALP 90', 1990.","DOI":"10.1007\/BFb0032042"},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"R. Alur, C. Courcoubetis, and D. Dill. Model-Checking for Real-Time Systems. In Proceedings of 5th IEEE Symposium on Logic in Computer Science, pages 414\u2013425, June 1990.","DOI":"10.1109\/LICS.1990.113766"},{"key":"38_CR7","doi-asserted-by":"crossref","unstructured":"H.R. Lewis. A Logic of Concrete Time Intervals. In Proceedings of 5th IEEE Symposium on Logic in Computer Science, pages 380\u2013389, 1990.","DOI":"10.1109\/LICS.1990.113763"},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"J.S. Ostroff. Automated Verification of Timed Transition Models. Automated Verification Methods for Finite State Systems, pages 247\u2013256, 1989.","DOI":"10.1007\/3-540-52148-8_20"},{"key":"38_CR9","unstructured":"O. Coudert, C. Berthet, and J-C. Madre. Verification of Sequential Machines Using Functional Vectors. Proceedings of IMEC-IFIP International Workshop on Applied Formal Methods for Correct VLSI Design, pages 111\u2013128, November 1989."},{"key":"38_CR10","doi-asserted-by":"crossref","unstructured":"K. Hamaguchi and H. Hiraishi and S. Yajima. Branching Time Regular Temporal Logic for Model Checking with Linear Time Complexity. Workshop on Computer-Aided Verification, June 1990.","DOI":"10.1090\/dimacs\/003\/34"},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Nagisa Ishiura, Yutaka Deguchi, and Shuzo Yajima. Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram. Proceedings of 27th Design Automation Conference, pages 130\u2013135, 1990.","DOI":"10.1145\/123186.123240"},{"key":"38_CR12","unstructured":"M. Abramovici, M. A. Breuer, and A. D. Freidman. Digital Systems Testing and Testable Design. Computer Science Press, 1990."},{"key":"38_CR13","doi-asserted-by":"crossref","unstructured":"Shin ichi Minato, Nagisa Ishiura, and Shuzo Yajima. Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean Function Manipulation. Proceedings of 27th Design Automation Conference, pages 52\u201357, 1990.","DOI":"10.1145\/123186.123225"},{"issue":"8","key":"38_CR14","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R. E. Bryant","year":"1986","unstructured":"R. E. Bryant. Graph-Based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers, C-35(8):677\u2013691, August 1986.","journal-title":"IEEE Transactions on Computers"},{"key":"38_CR15","doi-asserted-by":"crossref","unstructured":"J. R. Burch, E. M. Clarke, and D. E. Long. Representing Circuits More Efficiently in Symbolic Model Checking. Proceedings of 28th Design Automation Conference, June 1991.","DOI":"10.1145\/127601.127702"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-55179-4_38.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:58:00Z","timestamp":1605646680000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-55179-4_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992]]},"ISBN":["9783540551799","9783540467632"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-55179-4_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1992]]}}}