{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:13Z","timestamp":1725663673142},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540551799"},{"type":"electronic","value":"9783540467632"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1992]]},"DOI":"10.1007\/3-540-55179-4_9","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T09:53:14Z","timestamp":1330249994000},"page":"83-91","source":"Crossref","is-referenced-by-count":3,"title":["A top down approach to the formal specification of SCI cache coherence"],"prefix":"10.1007","author":[{"given":"Stein","family":"Gjessing","sequence":"first","affiliation":[]},{"given":"Stein","family":"Krogdahl","sequence":"additional","affiliation":[]},{"given":"Ellen","family":"Munthe-Kaas","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,29]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Anant Agarwal et al.: APRIL: A Processor Architecture for Multiprocessing. 17th Annual International Symposium on Computer Architecture, IEEE Computer Society Press, May, 1990.","DOI":"10.1145\/325164.325119"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Lucien M. Censier and Paul Feautrier: A New Solution to Coherence problems in Multicache Systems. IEEE Trans. on Computers, Vol. C-27, No. 12, December 1978.","DOI":"10.1109\/TC.1978.1675013"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Kourosh Gharachorloo et al.: Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. 17th Annual International Symposium on Computer Architecture, IEEE Computer Society Press, May, 1990.","DOI":"10.1145\/325164.325102"},{"key":"9_CR4","unstructured":"Stein Gjessing, Stein Krogdahl and Ellen Munthe-Kaas: Approaching Verification of the SCI Cache Coherence Protocol Research Report in Informatics, University of Oslo, No. 145, August 1990."},{"key":"9_CR5","unstructured":"Stein Gjessing, Stein Krogdahl and Ellen Munthe-Kaas: A Top Down Approach to the Formal Specification of SCI Cache Coherence. Research Report in Informatics, University of Oslo, No. 146, August 1990."},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"James R. Goodman: Using cache Memory to Reduce Processor-Memory Traffic. 10th International Symposium on Computer Architecture, 1983.","DOI":"10.1145\/800046.801647"},{"key":"9_CR7","volume-title":"VLSI Specification, Verification and Synthesis","author":"M. J. C. C. Gordon","year":"1988","unstructured":"M.J.C. Gordon: HOL: A Proof Generating System for Higher-Order Logic. In G. Birtwistle and P.A. Subrahmanyam (eds.): VLSI Specification, Verification and Synthesis. Kluwer Academic Publishers, Boston, 1988."},{"key":"9_CR8","unstructured":"John V. Guttag, James J. Horning, Andr\u00e9s Modet: Report on The Larch Shared Language: Version 2.3. Digital SRC, Research Report 58, April 1990."},{"key":"9_CR9","unstructured":"IEEE Working Group P1596 of MSC, Scalable Coherent Interface, D1.00, January 23, 1991."},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"David V. James, Anthony T. Laundrie, Stein Gjessing and Gurindar S. Sohi: New Directions in Scalable Shared-Memory Multiprocessor Architectures: Scalable Coherent Interface. IEEE Computer, June 1990.","DOI":"10.1109\/2.55503"},{"issue":"No.9","key":"9_CR11","doi-asserted-by":"crossref","first-page":"690","DOI":"10.1109\/TC.1979.1675439","volume":"28","author":"L. Lamport","year":"1979","unstructured":"Leslie Lamport: How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs. IEEE Trans. on Computers, Vol. 28, No. 9, pp 690\u2013691, Sept. 1979.","journal-title":"IEEE Trans. on Computers"},{"key":"9_CR12","unstructured":"Daniel Leonski et al.: The Directory-Based Cache Coherence Protocol of the DASH Multiprocessor. Computer System Laboratory, Stanford University, Technical Report No. CSL-TR-89-404, December 1989."},{"key":"9_CR13","unstructured":"J Staunstrup and M.R Greenstreet: Synchronized Transitions. In IFIP WG 10.5 SUMMER SCHOOL on Formal Methods for VLSI Design. Lecture Notes."},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"P. Sweazey and A.J. Smith: A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus. 13th International Symposium on Computer Architecture, 1986.","DOI":"10.1145\/17356.17404"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"C. K. Tang: Cache system design in the tightly coupled multiprocessor system. AFIPS National Computer Conference Proceedings, Vol. 45, 1976.","DOI":"10.1145\/1499799.1499901"},{"key":"9_CR16","unstructured":"Manu Thapar, Brace Delagi: Stanford Distributed Directory Protocol. IEEE Computer, June 1990."}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-55179-4_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:58:05Z","timestamp":1605646685000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-55179-4_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992]]},"ISBN":["9783540551799","9783540467632"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-55179-4_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1992]]}}}