{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:05:42Z","timestamp":1725663942428},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540554370"},{"type":"electronic","value":"9783540470731"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1992]]},"DOI":"10.1007\/3-540-55437-8_67","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T10:04:08Z","timestamp":1330250648000},"page":"1-12","source":"Crossref","is-referenced-by-count":0,"title":["Scalable cache coherence for shared memory multiprocessors"],"prefix":"10.1007","author":[{"given":"Manu","family":"Thapar","sequence":"first","affiliation":[]},{"given":"Bruce A.","family":"Delagi","sequence":"additional","affiliation":[]},{"given":"Michael J.","family":"Flynn","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Anant Agarwal, Richard Simoni, John Hennessy, and Mark Horowitz. An evaluation of directory schemes for cache coherence. In Proceedings of the 15th International Symposium on Computer Architecture, pages 281\u2013289, 1988.","DOI":"10.1109\/ISCA.1988.5238"},{"issue":"4","key":"1_CR2","doi-asserted-by":"publisher","first-page":"274","DOI":"10.1145\/6513.6514","volume":"4","author":"J. Archibald","year":"1986","unstructured":"James Archibald and Jean-Loup Baer. Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Transactions on Computer Systems, 4(4):274\u2013298, November 1986.","journal-title":"ACM Transactions on Computer Systems"},{"key":"1_CR3","unstructured":"W.C. Brantley, K.P. McAuliffe, and J. Weiss. RP3 processor-memory element. In Proceedings of the 1985 International Conference on Parallel Processing, pages 782\u2013789, 1985."},{"issue":"12","key":"1_CR4","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","volume":"c-27","author":"L. M. Censier","year":"1978","unstructured":"Lucien M. Censier and Paul Feautrier. A new solution to coherence problems in multicache systems. IEEE Transactions on Computers, c-27(12):1112\u20131118, December 1978.","journal-title":"IEEE Transactions on Computers"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"William J. Dally. Virtual-channel flow control. In Proceedings of the 17th International Symposium on Computer Architecture, pages 60\u201368, 1990.","DOI":"10.1145\/325096.325115"},{"issue":"6","key":"1_CR6","doi-asserted-by":"crossref","first-page":"660","DOI":"10.1109\/32.55094","volume":"16","author":"D. Michel","year":"1990","unstructured":"Michel Dubois and Christoph Scheurich. Memory access dependencies in sharedmemory multiprocessors. IEEE Transactions on Software Engineering, 16(6):660\u2013673, June 1990.","journal-title":"IEEE Transactions on Software Engineering"},{"key":"1_CR7","unstructured":"Anoop Gupta, Wolf-Dietrich Weber, and Todd Mowry. Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In Proceedings of the 1990 International Conference on Parallel Processing, 1990."},{"issue":"6","key":"1_CR8","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/2.55503","volume":"23","author":"D. V. James","year":"1990","unstructured":"David V. James, Anthony T. Laundrie, Stein Gjessing, and Gurinder S. Sohi. Scalable coherent interface. IEEE Computer, 23(6):74\u201377, June 1990.","journal-title":"IEEE Computer"},{"key":"1_CR9","unstructured":"Boris Lubachevsky. Synchronization barrier and related tools for shared memory parallel programming. In 1989 International Conference on Parallel Processing, pages 175\u2013179, 1989. Vol II."},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Manu Thapar and Bruce Delagi. Cache coherence for large scale shared memory multiprocessors. In Proceedings of the 1990 ACM Symposium on Parallel Algorithms and Architectures, 1990.","DOI":"10.1145\/97444.97681"},{"issue":"6","key":"1_CR11","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/2.55504","volume":"23","author":"M. Thapar","year":"1990","unstructured":"Manu Thapar and Bruce Delagi. Stanford distributed-directory protocol. IEEE Computer, 23(6):78\u201380, June 1990.","journal-title":"IEEE Computer"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Manu Thapar and Bruce Delagi. Simulation of cache coherence protocols for shared memory multiprocessors. Technical Report KSL-91-01, Stanford University, January 1991. To appear in International Journal of Computer Simulation.","DOI":"10.1007\/978-1-4615-3604-8_8"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Wolf-Dietrich Weber and Anoop Gupta. Analysis of cache invalidation patterns in multiprocessors. In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pages 243\u2013256, 1989.","DOI":"10.1145\/70082.68205"}],"container-title":["Lecture Notes in Computer Science","Parallel Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-55437-8_67.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,31]],"date-time":"2021-12-31T04:20:55Z","timestamp":1640924455000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-55437-8_67"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992]]},"ISBN":["9783540554370","9783540470731"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-55437-8_67","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1992]]}}}