{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:57:05Z","timestamp":1725663425714},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540555995"},{"type":"electronic","value":"9783540472506"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1992]]},"DOI":"10.1007\/3-540-55599-4_118","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T10:17:14Z","timestamp":1330251434000},"page":"685-700","source":"Crossref","is-referenced-by-count":2,"title":["Architecture of parallel management kernel for PIE64"],"prefix":"10.1007","author":[{"given":"Yasuo","family":"Hidaka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanpei","family":"Koike","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidehiko","family":"Tanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,7,14]]},"reference":[{"key":"42_CR1","unstructured":"Arvind and Iannucci, R.A.: Two Fundamental Issues in Multiprocessing, Computation Structures Group Memo 226-6, Laboratory for Computer Science, MIT, (1987)."},{"issue":"No.2","key":"42_CR2","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1109\/32.4634","volume":"14","author":"T.L. Casavant","year":"1988","unstructured":"Casavant, T.L. and Kuhl, J.G.: A Taxonomy of Scheduling in General-Purpose Distributed Computing Systems, IEEE Trans. Software Eng., Vol.14, No.2, pp.141\u2013154 (1988).","journal-title":"IEEE Trans. Software Eng."},{"key":"42_CR3","unstructured":"Shapiro, E.: Systolic Programming: A Paradigm of Parallel Processing, Proc. of the Int. Conf. on Fifth Generation Computer Systems, pp.458\u2013470 (1984)."},{"key":"42_CR4","unstructured":"Takeda, Y., Nakashima, H., Masuda, K., Chikayama, T. and Taki, K.: A Load Balancing Mechanism for Large Scale Multiprocessor Systems and Its Implementation, Proc. of the Int. Conf. on Fifth Generation Computer Systems, pp.978\u2013986 (1988)."},{"key":"42_CR5","volume-title":"ICOT Technical Report TR-003","author":"K. Ueda","year":"1985","unstructured":"Ueda, K.: Guarded Horn Clauses, ICOT Technical Report TR-003, Institute for New Generation Computer Technology, Tokyo (1985)."},{"key":"42_CR6","unstructured":"Nilsson, M. and Tanaka, H.: Massively Parallel Implementation of Flat GHC on the Connection Machine, Proc. of the Int. Conf. on Fifth Generation Computer Systems, pp.1031\u20131040 (1988)."},{"key":"42_CR7","first-page":"177","volume-title":"KL1 Programming introductory course \/ beginner's course \/ middle course","author":"The Fourth Research Laboratory at ICOT","year":"1989","unstructured":"The Fourth Research Laboratory at ICOT: KL1 Programming introductory course \/ beginner's course \/ middle course (in Japanese), Institute for New Generation Computer Technology, Tokyo, p.177 (1989)."},{"key":"42_CR8","unstructured":"Hidaka, Y., Koike, H., Tatemura, J. and Tanaka, H.: A Static Load Partitioning Method Based on Execution Profile for Committed Choice Languages, Proc. of the 1991 Int. Symp. on Logic Programming, pp.470\u2013484 (1991)."},{"key":"42_CR9","unstructured":"Koike, H. and Tanaka, H.: Generation Scavenging GC on Distributed-Memory Parallel Computers, Proc. of High Performance and Parallel Lisp Workshop, London, (1990)."},{"issue":"No.4","key":"42_CR10","first-page":"488","volume":"21","author":"H. Koike","year":"1989","unstructured":"Koike, H. and Tanaka, H.: Parallel Inference Engine PIE64 (in Japanese), bit extra number \u2014 Parallel Computer Architecture, Vol.21, No.4, pp.488\u2013497 (1989).","journal-title":"bit extra number \u2014 Parallel Computer Architecture"},{"key":"42_CR11","doi-asserted-by":"crossref","unstructured":"Takahashi, E., Koike, H. and Tanaka, H.: A Study of a High Bandwidth and Low Latency Interconnection Network in PIE64, Proc. of IEEE Pacific Rim Conf. on Communications, Computers and Signal Processing, pp.5\u20138 (1991).","DOI":"10.1109\/PACRIM.1991.160667"},{"key":"42_CR12","first-page":"37","volume-title":"IEICE Technical Report CPSY90-44","author":"Y. Hidaka","year":"1990","unstructured":"Hidaka, Y., Koike, H. and Tanaka, H.: The Architecture of the Inference Unit of Parallel Inference Engine PIE64 (in Japanese), IEICE Technical Report CPSY90-44, The Institute of Electronics, Information and Communication Engineers, Japan, pp.37\u201342 (1990)."},{"key":"42_CR13","unstructured":"Shimada, K., Koike, H. and Tanaka, H.: The Inference Processor UNIRED II: Evaluation by Simulation (in Japanese), Proc. of Joint Symp. on Parallel Processing '91, Info. Processing Society of Japan, pp.85\u201392 (1991)."},{"key":"42_CR14","unstructured":"Shimizu, T., Koike, H. and Tanaka, H.: Details of the Network Interface Processor for PIE64 (in Japanese), SIG Reports on Computer Architecture, Info. Processing Society of Japan, 87\u20135 (1991)."}],"container-title":["Lecture Notes in Computer Science","PARLE '92 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-55599-4_118.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:32:35Z","timestamp":1619573555000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-55599-4_118"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992]]},"ISBN":["9783540555995","9783540472506"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-55599-4_118","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1992]]}}}