{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:56:41Z","timestamp":1725663401030},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540555995"},{"type":"electronic","value":"9783540472506"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1992]]},"DOI":"10.1007\/3-540-55599-4_90","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T05:16:01Z","timestamp":1330233361000},"page":"209-230","source":"Crossref","is-referenced-by-count":1,"title":["Scalability problems in multiprocessors with private caches"],"prefix":"10.1007","author":[{"given":"Michel","family":"Dubois","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luiz","family":"Barroso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Syau","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koray","family":"\u00d6ner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,7,14]]},"reference":[{"issue":"6","key":"14_CR1","doi-asserted-by":"publisher","first-page":"660","DOI":"10.1109\/32.55094","volume":"16","author":"M. Dubois","year":"1990","unstructured":"Dubois, M., Scheurich, C., \u201cMemory Access Dependencies in Shared Memory Multiprocessors,\u201d IEEE Trans. on Soft. Eng., 16(6), pp. 660\u2013674, June 1990.","journal-title":"IEEE Trans. on Soft. Eng."},{"key":"14_CR2","unstructured":"Scheurich, C. Access Ordering and Coherence in Shared-Memory Multiprocessors. PhD thesis, Univ. of Southern California, May 1989 (also U.S.C. Tech. Rep. CENG 89-19)"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Scheurich, C. and Dubois, M., \u201cCorrect Memory Operation of Cache-based Multiprocessors,\u201d Proc. of the 14th Int. Symp. on Comp. Arch, pp. 234\u2013243, June 1987.","DOI":"10.1145\/30350.30377"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Lenoski, D., et al., \u201cThe Directory-based Cache Coherence Protocol for the DASH Multiprocessor,\u201d Proc. of the 17th Ann. Int. Symp. on Comp. Arch., pp. 148\u2013159, June 1990.","DOI":"10.1145\/325096.325132"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Gharachorloo, K., Gupta, A, and J. Hennessy, \u201cPerformance Evaluation of Memory Consistency Models for Shared-memory Multiprocessors,\u201d ASPLOS IV, Apr 1991.","DOI":"10.1145\/106972.106997"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Kowalik, J. S. Parallel MIMD Computation: HEP Supercomputer and its Applications. The MIT Press, 1985.","DOI":"10.7551\/mitpress\/5239.001.0001"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Dubois, M., \u201cA Cache-based Multiprocessor with High Efficiency,\u201d IEEE Trans. on Comp., pp. 968\u2013972, Oct. 1985.","DOI":"10.1109\/TC.1985.6312203"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Agarwal, A., et al., \u201cAPRIL: A Processor Architecture for Multiprocessing,\u201d Proc. of the 17th Ann. Int. Symp. on Comp. Arch., pp. 104\u2013114, June 1990.","DOI":"10.1145\/325164.325119"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Jouppi, N. J., and Wall, D., \u201cAvailable Instruction-level Parallelism for Superscalar and Superpipelined Machines,\u201d ASPLOS III, pp. 272\u2013282, Apr 1989.","DOI":"10.1145\/68182.68207"},{"key":"14_CR10","first-page":"483","volume":"30","author":"G. M. Amdahl","year":"1967","unstructured":"Amdahl, G. M., \u201cValidity of the Single Processor Approach to Achieving Large-scale Computing Capabilities,\u201d Proc. AFIPS, Vol. 30, pp.483\u2013465, 1967.","journal-title":"Proc. AFIPS"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Scheurich, C. and Dubois, M., \u201cLockup-free Caches in High-Performance Multiprocessors,\u201d J. of Par. and Dist. Comp., Jan. 1991.","DOI":"10.1016\/0743-7315(91)90068-K"},{"key":"14_CR12","unstructured":"Kroft, D., \u201cLockup-free Instruction Fetch\/Prefetch Cache Organization,\u201d Proc. of the 8th Ann. Int. Symp. on Comp. Arch., pp. 81\u201387, June 1981."},{"key":"14_CR13","unstructured":"Kogge, P. M. The Architecture of Pipelined Computers. Mc Graw-Hill, 1981."},{"key":"14_CR14","volume-title":"Technical Report","author":"F. H. McMahon","year":"1984","unstructured":"McMahon, F. H. LLNL Fortran Kernels: MFlops. Technical Report, Lawrence Livermore Laboratories, Livermore, CA, March 1984."},{"key":"14_CR15","unstructured":"Zima, H. and Chapman, B. Supercompilers for Parallel and Vector Computers. Addison-Wesley Publishing Company. 1990."},{"key":"14_CR16","unstructured":"Porterfield, A. K. Software Methods for Improvement of Cache Performance on Supercomputer Applications. PhD dissertation, RICE COMP TR 89-93, May 1989."},{"key":"14_CR17","unstructured":"Eggers, S. J., and Jeremiassen, T. E., \u201cEliminating False Sharing,\u201d Proc. of the 1991 Int. Conf. on Par. Processing, pp. I-377\u2013I-381, Aug. 1991."},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Dubois, M., et al., \u201cDelayed Consistency and its Effects on the Miss Rate of Parallel Programs,\u201d Supercomputing' 91, pp. 197\u2013206, Nov. 1991.","DOI":"10.1145\/125826.125941"},{"issue":"No.12","key":"14_CR19","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","volume":"C-27","author":"L. M. Censier","year":"1978","unstructured":"Censier, L. M. and Feautrier, P., \u201cA New Solution to Coherence Problems in Multicache Systems,\u201d IEEE Trans. on Computers, Vol. C-27, No. 12, pp. 1112\u20131118, Dec. 1978.","journal-title":"IEEE Trans. on Computers"},{"issue":"No.1","key":"14_CR20","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/40.124376","volume":"12","author":"D. B. Gustavson","year":"1992","unstructured":"Gustavson, D. B., \u201cThe Scalable Coherent Interface and Related Standards Projects\u201d, IEEE Micro, Vol. 12, No. 1, pp. 10\u201322, February 1992.","journal-title":"IEEE Micro"},{"key":"14_CR21","unstructured":"Barroso, L. A. and Dubois, M., \u201cCache Coherence on a Slotted Ring\u201d, Proceedings of the 1991 International Conference on Parallel Processing, pp. 1230\u20131237, August 1991."},{"key":"14_CR22","doi-asserted-by":"crossref","unstructured":"Schwetman, H., \u201cCSIM: A C-Based, Process-Oriented Simulation Language\u201d, Proceedings of the 1986 Winter Simulation Conference, pp. 387\u2013396, 1986.","DOI":"10.1145\/318242.318464"}],"container-title":["Lecture Notes in Computer Science","PARLE '92 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-55599-4_90.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:32:47Z","timestamp":1619559167000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-55599-4_90"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992]]},"ISBN":["9783540555995","9783540472506"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/3-540-55599-4_90","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1992]]}}}