{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:05:34Z","timestamp":1725663934785},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540559849"},{"type":"electronic","value":"9783540473350"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1992]]},"DOI":"10.1007\/3-540-55984-1_19","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T10:49:22Z","timestamp":1330253362000},"page":"207-218","source":"Crossref","is-referenced-by-count":3,"title":["Instruction scheduling for complex pipelines"],"prefix":"10.1007","author":[{"given":"M. Anton","family":"Ertl","sequence":"first","affiliation":[]},{"given":"Andreas","family":"Krall","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"David G. Bradlee, Susan J. Eggers, and Robert R. Henry. Integrating register allocation and instruction scheduling for RISCs. In Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 122\u2013131, 1991.","DOI":"10.1145\/106972.106986"},{"key":"19_CR2","doi-asserted-by":"crossref","unstructured":"David G. Bradlee, Robert R. Henry, and Susan J. Eggers. The Marion system for retargetable instruction scheduling. In Proceedings of the SIGPLAN '91 Conference on Programming Language Design and Implementation, pages 229\u2013240, Toronto, 1991.","DOI":"10.1145\/113445.113465"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Greg Blanck and Steve Krueger. The SuperSPARC microprocessor. In COMPCON: Digest of Papers, pages 136\u2013141, 1992.","DOI":"10.1109\/CMPCON.1992.186699"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Keith Diefendorff and Michael Allen. Organization of the Motorola 88110 superscalar RISC microprocessor. IEEE Micro, pages 40\u201363, April 1992.","DOI":"10.1109\/40.127582"},{"key":"19_CR5","series-title":"LNCS 528","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1007\/3-540-54444-5_89","volume-title":"Programming Language Implementation and Logic Programming (PLILP)","author":"M. A. Ertl","year":"1991","unstructured":"M. Anton Ertl and Andreas Krall. Optimal instruction scheduling using constraint logic programming. In Programming Language Implementation and Logic Programming (PLILP), pages 75\u201386, Passau, 1991. Springer, LNCS 528."},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"James R. Goodman and Wei-Chung Hsu. Code scheduling and register allocation in large basic blocks. In International Conference on Supercomputing, pages 442\u2013452, 1988.","DOI":"10.1145\/55364.55407"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Phillip B. Gibbons and Steve S. Muchnick. Efficient instruction scheduling for a pipelined architecture. In Proceedings of the SIGPLAN '86 Symposium on Compiler Construction, pages 11\u201316, 1986.","DOI":"10.1145\/12276.13312"},{"issue":"3","key":"19_CR8","doi-asserted-by":"crossref","first-page":"422","DOI":"10.1145\/2166.357217","volume":"5","author":"J. Hennessy","year":"1983","unstructured":"John Hennessy and Thomas Gross. Postpass code optimization of pipeline constraints. ACM Transactions on Programming Languages and Systems, 5(3):422\u2013448, July 1983.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"19_CR9","doi-asserted-by":"crossref","DOI":"10.1515\/9783110702873","volume-title":"\u00dcbersetzerbau","author":"U. Kastens","year":"1990","unstructured":"Uwe Kastens. \u00dcbersetzerbau. R. Oldenbourg Verlag, M\u00fcnchen, 1990."},{"issue":"3","key":"19_CR10","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1145\/356819.356822","volume":"12","author":"D. Landskov","year":"1980","unstructured":"David Landskov, Scott Davidson, Bruce Shriver, and Pattrick W. Mallet. Local microcode compaction techniques. ACM Computing Surveys, 12(3):261\u2013294, September 1980.","journal-title":"ACM Computing Surveys"},{"key":"19_CR11","unstructured":"Motorola, Inc. MC88100 RISC Microprocessor User's Manual, second edition, 1990."},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"Mark Smotherman, Sanjay Krishnamurthy, P. S. Aravind, and David Hunnicutt. Efficient DAG construction and heuristic calculation for instruction scheduling. In MICRO-24, 24th Annual Intl. Symp. on Microarchitecture, pages 93\u2013102, 1991.","DOI":"10.1145\/123465.123482"},{"issue":"1","key":"19_CR13","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1147\/rd.341.0085","volume":"34","author":"H. S. Warren Jr.","year":"1990","unstructured":"Henry S. Warren, Jr. Instruction scheduling for the IBM RISC System\/6000 processor. IBM Journal of Research and Development, 34(1):85\u201392, January 1990.","journal-title":"IBM Journal of Research and Development"}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-55984-1_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,31]],"date-time":"2021-12-31T04:40:06Z","timestamp":1640925606000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-55984-1_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992]]},"ISBN":["9783540559849","9783540473350"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-55984-1_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1992]]}}}