{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:59:50Z","timestamp":1725663590105},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540564966"},{"type":"electronic","value":"9783540475729"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-56496-9_10","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T06:12:30Z","timestamp":1330236750000},"page":"109-122","source":"Crossref","is-referenced-by-count":2,"title":["Towards a verification technique for large synchronous circuits"],"prefix":"10.1007","author":[{"given":"Prabhat","family":"Jain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prabhakar","family":"Kudva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ganesh","family":"Gopalakrishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,5,30]]},"reference":[{"unstructured":"Derek L. Beatty, Randal E. Bryant, and Carl-Johan H.Seger. Synchronous circuit verification by symbolic simulation: An illustration. In Sixth MIT Conference on Advanced Research in VLSI, 1990. MIT Press, 1990.","key":"10_CR1"},{"doi-asserted-by":"crossref","unstructured":"Christian Berthet, Olivier Coudert, and Jean-Christophe Madre. New ideas on symbolic manipulations of finite state machines. In Proceedings of the ICCD, 1990, pages 224\u2013227, 1990.","key":"10_CR2","DOI":"10.1109\/ICCD.1990.130210"},{"doi-asserted-by":"crossref","unstructured":"F. M. Brown. Boolean Reasoning. Kluwer Academic Publishers, 1990.","key":"10_CR3","DOI":"10.1007\/978-1-4757-2078-5"},{"unstructured":"Randal E. Bryant. A methodology for hardware verification based on logic simulation. Technical Report CMU-CS-90-122, Computer Science, Carnegie Mellon University, March 1990. Accepted for publication in the JACM.","key":"10_CR4"},{"issue":"1","key":"10_CR5","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/43.62795","volume":"10","author":"Randal E. E. Bryant","year":"1991","unstructured":"Randal E. Bryant. Formal verification of memory circuits by switch-level simulation. IEEE Transactions on Computer-Aided Design, 10(1):94\u2013102, January 1991.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"Randal E. Bryant, Derek L. Beatty, and Carl-Johan H. Seger. Formal hardware verification by symbolic ternary trajectory evaluation. In Proc. ACM\/IEEE 28th Design Automation Conference, pages 397\u2013402, June 1991.","key":"10_CR6","DOI":"10.1145\/127601.127701"},{"unstructured":"Randal E. Bryant and Carl-Johan H. Seger. Formal verification of digital circuits using ternary system models. Technical Report CMU-CS-90-131, School of Computer Science, Carnegie Mellon University, May 1990. Also in the Proceedings of the Workshop on Computer-Aided Verification, Rutgers University, June, 1990.","key":"10_CR7"},{"unstructured":"Olivier Coudert, Christian Berthet, and Jean-Christophe Madre. Verification of sequential machines using boolean functional vectors. In Proceedings of the IMEC-IFIP Workshop on Applied Formal Methods for Correct VLSI Design, Leuven, Belgium, pages 179\u2013196, November 1989.","key":"10_CR8"},{"key":"10_CR9","volume-title":"Technical Report UUCS-TR-92-006","author":"G. Gopalakrishnan","year":"1992","unstructured":"Ganesh Gopalakrishnan. Hop: A formal model for synchronous circuits using communicating fundamental mode symbolic automata. Technical Report UUCS-TR-92-006, Dept. of Computer Science, University of Utah, Salt Lake City, UT 84112, 1992. Submitted to \u201cFormal Methods in System Design\u201d."},{"doi-asserted-by":"crossref","unstructured":"Ganesh Gopalakrishnan and Prabhat Jain. A practical approach to synchronous hardware verification. In Proc. VLSI Design '91: The Fourth CSI\/IEEE International Symposium on VLSI Design, New Delhi, India, January 1991.","key":"10_CR10","DOI":"10.1109\/ISVD.1991.185114"},{"unstructured":"Ganesh Gopalakrishnan, Prabhat Jain, Venkatesh Akella, Luli Josephson, and Wen-Yan Kuo. Combining verification and simulation. In Carlo Sequin, editor, Advanced Research in VLSI: Proceedings of the 1991 University of California Santa Cruz Conference. The MIT Press, 1991. ISBN 0-262-19308-6.","key":"10_CR11"},{"unstructured":"Prabhat Jain and Ganesh Gopalakrishnan. Some techniques for efficient symbolic simulation based verification. Technical Report UUCS-TR-91-023, University of Utah, Department of Computer Science, October 1991.","key":"10_CR12"},{"unstructured":"Prabhat Jain, Ganesh Gopalakrishnan, and Prabhakar Kudva. Verification of regular arrays by symbolic simulation. Technical Report UUCS-TR-91-022, University of Utah, Department of Computer Science, October 1991.","key":"10_CR13"},{"key":"10_CR14","volume-title":"Technical Report 91-10","author":"Carl-Johan H. H. Seger","year":"1991","unstructured":"Carl-Johan H. Seger and Jeffrey Joyce. A two-level formal verification methodology using HOL and COSMOS. Technical Report 91-10, Dept. of Computer Science, University of British Columbia, Vancouver, B.C., June 1991."},{"unstructured":"D. Verkest and L. Claesen. The minmax system benchmark, November 1989.","key":"10_CR15"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-56496-9_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T20:53:01Z","timestamp":1619556781000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-56496-9_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540564966","9783540475729"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-56496-9_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}