{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:18:07Z","timestamp":1742617087485,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540567981"},{"type":"electronic","value":"9783540477419"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-56798-4_181","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T11:35:27Z","timestamp":1330256127000},"page":"405-419","source":"Crossref","is-referenced-by-count":0,"title":["Hardware implementations of artificial neural networks"],"prefix":"10.1007","author":[{"given":"D.","family":"Corso","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"66_CR1","unstructured":"Y.Arima, et al: \u201dA Refreshable Analog VLSI NN Chip with 400 Neurons and 40K Synapses\u201d, IEEE"},{"issue":"num.1","key":"66_CR2","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/40.124378","volume":"12","author":"B.E. Boser","year":"1992","unstructured":"B.E. Boser et al.: \u201dHardware Requirements for Neural Network Pattern Classifiers\u201d, IEEE MICRO, vol. 12, num.1, February 1992, pp. 32\u201340.","journal-title":"IEEE MICRO"},{"issue":"No.6","key":"66_CR3","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/40.180245","volume":"12","author":"J. Brauch","year":"1992","unstructured":"J.,Brauch et al,: \u201dAnalog VLSI Neural Networks for Impact Signal Processing\u201d, IEEE MICRO, Vol. 12, No. 6, December 1992, pp. 34\u201345.","journal-title":"IEEE MICRO"},{"key":"66_CR4","unstructured":"M.Chiaberge, et al: \u201dInterfacing Sensors and Actuators to CPWM and CPEM Neural Networks\u201d, Micro Neuro 1993, Edimburgh."},{"key":"66_CR5","unstructured":"D.Del Corso, F.Gregoretti, L.Reyneri: An Artificial Neural System Using Coherent Pulse Width and Edge Modulations\u201d, Micro Neuro 1993, Edimburgh."},{"key":"66_CR6","unstructured":"\u201d80170NX Electrically Trainable Analog Neural Network Data Sheet\u201d, Intel Corp., Santa Clara, CA, 1991."},{"key":"66_CR7","doi-asserted-by":"crossref","unstructured":"Y.Hirai et al.: \u201dA Digital Neuro-Chip with Unlimited Connectability for Large Scale Neural Networks\u201d, Proc. IJCNN89, Washington, June 1989, pp. 11\/163\u2013169.","DOI":"10.1109\/IJCNN.1989.118694"},{"issue":"No.3","key":"66_CR8","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/72.129413","volume":"3","author":"A.V. Krishnamoorthy","year":"1992","unstructured":"A.V.,Krishnamoorthy, G.,Yayla, S.C.,Esener: \u201dA Scalable Optoelectronic Neural System Using Free-Space Optical Interconnects\u201d, IEEE Trans. on Neural Networks, Vol. 3, No. 3, May 1992, pp. 404\u2013413.","journal-title":"IEEE Trans. on Neural Networks"},{"key":"66_CR9","doi-asserted-by":"crossref","unstructured":"J.C.Lawson et al.: \u201dSMART: a Neurocomputer Using Sparse Matrices\u201d, Proc. Euromicro Workshop on Parallel and Distributed Processing, Gran Canaria, January 1993.","DOI":"10.1109\/EMPDP.1993.336420"},{"issue":"No.3","key":"66_CR10","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1109\/72.129414","volume":"3","author":"N. Manduit","year":"1992","unstructured":"N.,Manduit, et al: \u201dLneuro 1.0: A Piece of Hardware LEGO for Building Neural Network Systems\u201d, IEEE Trans. on Neural Networks, Vol. 3, No. 3, May 1992, pp. 414\u2013422.","journal-title":"IEEE Trans. on Neural Networks"},{"key":"66_CR11","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/72.80295","volume":"No. 2","author":"J. Meador","year":"1991","unstructured":"J.,Meador et al.: \u201dProgrammable Impulse Neural Circuits\u201d, IEEE Trans. on NN, No. 2, 1991, pp. 101\u2013109.","journal-title":"IEEE Trans. on NN"},{"issue":"No.3","key":"66_CR12","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1109\/72.129410","volume":"3","author":"M.S. Melton","year":"1992","unstructured":"M.S.,Melton, et al.: \u201dThe TInMANN VLSI Chip\u201d IEEE Trans. on Neural Networks, Vol. 3, No. 3, May 1992, pp. 375\u2013384.","journal-title":"IEEE Trans. on Neural Networks"},{"issue":"no12","key":"66_CR13","doi-asserted-by":"crossref","first-page":"642","DOI":"10.1049\/el:19870459","volume":"23","author":"A.F. Murray","year":"1987","unstructured":"A.F. Murray, A.V.W. Smith, \u201dAsyncronous arithmetic for VLSI neural systems\u201d, Electronics Letters, Vol 23, no 12, pp 642\u2013643, June 1987.","journal-title":"Electronics Letters"},{"issue":"no2","key":"66_CR14","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1109\/72.80329","volume":"2","author":"A.F. Murray","year":"1991","unstructured":"A.F.,Murray, D. Del Corso, L.,Tarassenko: \u201dPulse stream VLSI neural networks mixing analog and digital techniques\u201d, IEEE Trans. on Neural Networks, Vol 2, no 2, March 1991, pp. 193\u2013204.","journal-title":"IEEE Trans. on Neural Networks"},{"key":"66_CR15","doi-asserted-by":"crossref","unstructured":"J.J. Paulos, P.W. Hollis: \u201dNeural Networks Using Analog Multipliers\u201d, ISCAS 88, pp. 499\u2013502.","DOI":"10.1109\/ISCAS.1988.14973"},{"key":"66_CR16","unstructured":"L.Reyneri: \u201dA Performance Analysis of Pulse Stream Neural Networks\u201d, Politecnico di Torino \u2014 DE, Internal Report LR9312 \u2014 December 1992."},{"issue":"no6","key":"66_CR17","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/40.42987","volume":"9","author":"O. Rossetto","year":"1989","unstructured":"O. Rossetto et al.: \u201dAnalog VLSI Synaptic Matrices as Building Blocks for Neural Networks\u201d, IEEE MICRO, Vol 9, no 6, pp. 56\u201363, December 1989.","journal-title":"IEEE MICRO"},{"issue":"num.3","key":"66_CR18","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/72.129422","volume":"3","author":"E. Sackinger","year":"1992","unstructured":"E. Sackinger et al., \u201dApplication of the ANNA NN Chip to High-Speed Character Recognition\u201d, IEEE Trans. on NN, vol. 3, num. 3, May 1992, pp. 498\u2013505.","journal-title":"IEEE Trans. on NN"},{"issue":"No.19","key":"66_CR19","doi-asserted-by":"crossref","first-page":"1231","DOI":"10.1049\/el:19880837","volume":"24","author":"R.L. Shimabukuro","year":"1988","unstructured":"R.L. Shimabukuro et al.: \u201dDual-polarity nonvolatile MOS Analog Memory (MAM) cell for neural-type circuitry\u201d, Electronics letters, 15th September 1988, Vol 24, No. 19. pp 1231\u20131232.","journal-title":"Electronics letters"},{"issue":"no6","key":"66_CR20","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/40.42984","volume":"9","author":"P. Treleaven","year":"1989","unstructured":"P. Treleaven et al.: \u201dVLSI Architecures for Neural Networks\u201d, IEEE MICRO, Vol 9, no 6, pp 8\u201327, December 1989.","journal-title":"IEEE MICRO"},{"issue":"no18","key":"66_CR21","doi-asserted-by":"crossref","first-page":"958959","DOI":"10.1049\/el:19870674","volume":"23","author":"Y.P. Tsividis","year":"1987","unstructured":"Y.P. Tsividis, D. Anastassiou: \u201dSwitched-capacitor neural networks\u201d, Electronics Letters, Vol 23, no 18, pp-958959, August 1987.","journal-title":"Electronics Letters"},{"issue":"no6","key":"66_CR22","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/40.42986","volume":"9","author":"M. Verleysen","year":"1989","unstructured":"M. Verleysen, P.G.A. Jespers: \u201dAn Analog VLSI Implementation of Hopfield's Neural Network\u201d, IEEE MICRO, Vol 9, no 6, pp 46\u201355, December 1989.","journal-title":"IEEE MICRO"},{"key":"66_CR23","doi-asserted-by":"crossref","unstructured":"E.Vittoz et al.: \u201dAnalog Storage of Adjustable Synaptic Weights\u201d, Proc. ITG-IEEE Workshop on Microelectronics for NN, Dortmund, June 1990.","DOI":"10.1007\/978-1-4615-3994-0_3"},{"key":"66_CR24","doi-asserted-by":"crossref","unstructured":"E.Vittoz: \u201dAnalog VLSI Signal Processing: why, where and how\u201d, to appear in the Journal of VLSI Processing, Kluwer, 1993.","DOI":"10.1007\/BF02407108"}],"container-title":["Lecture Notes in Computer Science","New Trends in Neural Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-56798-4_181.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T21:54:05Z","timestamp":1742594045000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-56798-4_181"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540567981","9783540477419"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/3-540-56798-4_181","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}