{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:05:28Z","timestamp":1725663928058},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540567981"},{"type":"electronic","value":"9783540477419"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-56798-4_191","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T11:35:44Z","timestamp":1330256144000},"page":"476-481","source":"Crossref","is-referenced-by-count":0,"title":["The generic neuron architectural framework for the automatic generation of ASICs"],"prefix":"10.1007","author":[{"given":"Marley M. B. R.","family":"Vellasco","sequence":"first","affiliation":[]},{"given":"Philip C.","family":"Treleaven","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"76_CR1","doi-asserted-by":"crossref","unstructured":"Alippi, C. and Nigri, M.E., \u201cHardware Requirements for Digital VLSI Implementation of Neural Networks,\u201d Int. Joint Conf. on Neural Networks, Singapore, November 18\u201321, 1991.","DOI":"10.1109\/IJCNN.1991.170639"},{"key":"76_CR2","doi-asserted-by":"crossref","unstructured":"Atlas, L. and Suzuki, Y., \u201cDigital Systems for Artificial Neural Networks,\u201d IEEE Circuits and Dev. Magazine, Nov. 1989.","DOI":"10.1109\/101.41879"},{"key":"76_CR3","doi-asserted-by":"crossref","unstructured":"Floyd, R.W. and Ullman, J.D., \u201cThe Compilation of Regular Expressions into Integrated Circuits,\u201d Report STAN-CS-80-798, Computer Science Department, Stanford University, April 1980.","DOI":"10.1109\/SFCS.1980.44"},{"key":"76_CR4","first-page":"537","volume":"II","author":"D. Hammerstrom","year":"1990","unstructured":"Hammerstrom, D., \u201cA VLSI Architecture for High-Performance, Low-Cost, On-Chip Learning,\u201d Int. Joint Conf. on Neural Networks-IJCNN 90, vol. II, pp. 537\u2013544, San Diego, California, June 17\u201321, 1990.","journal-title":"Int. Joint Conf. on Neural Networks-IJCNN 90"},{"key":"76_CR5","unstructured":"Murray, A.F., Smith, A.V.W., and Butler, Z.F., \u201cBit-Serial Neural Networks,\u201d Neural Information Processing Systems (Proc. 1987 NIPS Conf.), p. 573, Denver, November 1987."},{"key":"76_CR6","unstructured":"Myers, D.J. and Brebner, G.E., \u201cThe Implementation of Hardware Neural Net Systems,\u201d The First IEE Int. Conf. on Artificial Neural Networks, pp. 57\u201361, October 16\u201318, 1989."},{"key":"76_CR7","doi-asserted-by":"crossref","unstructured":"Nigri, M.E., Treleaven, P.C., and Vellasco, M.M.B.R., \u201cSilicon Compilation of Neural Networks,\u201d Proceedings of the IEEE CompEuro'91, pp. 541\u2013546, Bologna, Italy, May 13\u201316, 1991.","DOI":"10.1109\/CMPEUR.1991.257444"},{"key":"76_CR8","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/5236.001.0001","volume-title":"Parallel Distributed Processing: Explorations in the Microstructurc of Cognition","author":"D.E. Rumelhart","year":"1986","unstructured":"Rumelhart, D.E. and McClelland, J.L., \u201cParallel Distributed Processing: Explorations in the Microstructurc of Cognition,\u201d in MIT Press, Cambridge, Mass., vol. 1 & 2, 1986."},{"key":"76_CR9","first-page":"163","volume-title":"Proc. Neural Computing Meeting","author":"M.M.B.R. Vellasco","year":"1989","unstructured":"Vellasco, M.M.B.R. and Trelcaven, P.C., \u201cA Neurocomputer Exploiting Silicon Compilation,\u201d Proc. Neural Computing Meeting, The Institute of Physics, pp. 163\u2013170, London, April 1989."},{"key":"76_CR10","unstructured":"Vellasco, M.M.B.R., \u201cA VLSI Architecture for Neural Network Chips,\u201d PhD Thesis, Dept. Computer Science, University College London, University of London, February 1992."},{"key":"76_CR11","unstructured":"Vellasco, M.M.B.R., \u201cA VLSI Architecture for the Automatic Generation of Neuro-Chips,\u201d Int. Joint Conf. on Neural Networks \u2014 IJCNN'92, Beijing, China, November 3\u20136, 1992."},{"key":"76_CR12","doi-asserted-by":"crossref","unstructured":"Yasunaga, M.et al, \u201cDesign, Fabricatioon and Evaluation of a 5-inch Wafer Scale Neural Network LSI Composed of 576 Digital Neurons,\u201d Int. Joint Conf. on Neural Networks \u2014 IJCNN 90, vol. II, San Diego, June 17\u201321, 1990.","DOI":"10.1109\/IJCNN.1990.137618"}],"container-title":["Lecture Notes in Computer Science","New Trends in Neural Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-56798-4_191.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T00:55:40Z","timestamp":1619571340000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-56798-4_191"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540567981","9783540477419"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-56798-4_191","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}