{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:04:37Z","timestamp":1725663877987},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540567981"},{"type":"electronic","value":"9783540477419"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-56798-4_224","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T11:32:01Z","timestamp":1330255921000},"page":"702-707","source":"Crossref","is-referenced-by-count":0,"title":["An architecture for implementing control and signal processing neural networks"],"prefix":"10.1007","author":[{"given":"Richard P.","family":"Palmer","sequence":"first","affiliation":[]},{"given":"Peter A.","family":"Rounce","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"109_CR1","first-page":"207","volume-title":"Proc. 2 nd Int. Conf. on Microelectronics for Neural Networks","author":"R. P. Palmer","year":"1991","unstructured":"Palmer, R. P. High Performance Digital Neural Network Implementation for Small-Scale Portable Applications. Proc. 2\n\n                  nd\n                 Int. Conf. on Microelectronics for Neural Networks. IEEE German Section, Oct 1991, Munich. pp. 207\u2013216."},{"key":"109_CR2","volume-title":"Phd. Thesis","author":"R. P. Palmer","year":"1992","unstructured":"Palmer, R. P. A Novel Architecture for a High Performance Low Complexity Neural Device. Phd. Thesis, Department of Computer Science, University College, London. February 1992."},{"key":"109_CR3","unstructured":"Soucek, B. Neural and Concurrent Real-Time Systems Wiley Interscience 1989."},{"key":"109_CR4","unstructured":"Maren, A., Harston, C., Pap, R. Handbook of Neural Computing Applications."},{"key":"109_CR5","doi-asserted-by":"crossref","unstructured":"Holler, M., Tam, S., Castro, H., Benson, R. An Electrically Trainable Artificial Neural Network (ETANN) with 10240 \u201dFloating Gate\u201d Synapses IEEE Int. Conf. on Neural Networks. 1989.","DOI":"10.1109\/IJCNN.1989.118698"},{"key":"109_CR6","unstructured":"Murray, A. F., Smith, A. V. W., Butler Z. F. Bit-Serial Neural Networks. IEEE Conf. On Neural Information Processing \u2014 Natural and Synthetic Denver 1987."},{"key":"109_CR7","unstructured":"Garth, S. G. J. A Chipset for High Speed Simulation of Neural Network Systems. Proc. IEEE First Int. Conf. on Neural Networks. San Diego 1987."},{"key":"109_CR8","first-page":"57","volume":"313","author":"D. J. Myers","year":"1989","unstructured":"Myers, D. J., and Brebner, G. E. The Implementation of Hardware Neural Net Systems. Proc. First IEE Int. Conf. on Artificial Neural Networks. London 1989 IEE Conference Publication 313, pp. 57\u201361.","journal-title":"IEE Conference Publication"},{"key":"109_CR9","unstructured":"Kashai, Y., and Be'ery, Y. Comparing Digital Neural Networks. IFIP Workshop on Silicon Architectures for Neural Networks. St. Paul-De-Vance, France. 1990."}],"container-title":["Lecture Notes in Computer Science","New Trends in Neural Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-56798-4_224.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T00:55:53Z","timestamp":1619571353000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-56798-4_224"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540567981","9783540477419"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-56798-4_224","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}