{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:12:34Z","timestamp":1767262354756},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540568919"},{"type":"electronic","value":"9783540477792"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-56891-3_24","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T06:48:36Z","timestamp":1330238916000},"page":"305-316","source":"Crossref","is-referenced-by-count":20,"title":["Skewed-associative caches"],"prefix":"10.1007","author":[{"given":"Andr\u00e9","family":"Seznec","sequence":"first","affiliation":[]},{"given":"Francois","family":"Bodin","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,27]]},"reference":[{"key":"24_CR1","doi-asserted-by":"crossref","unstructured":"A. Agarwal, M. Horowitz, J. Hennesy \u201cCache performance of operating systems and multiprogramming work-loads\u201d ACM Transactions on Computer Systems, Nov. 1988","DOI":"10.1145\/48012.48037"},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"A. Agarwal Analysis of Cache Performance for Operating Systems and Multiprogramming, Kluwer Academic Publishers, 1989","DOI":"10.1007\/978-1-4613-1623-7"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"T.E. Anderson, H.M. Levy, B.N Bershad, E.D. Lazowska \u201cThe interaction of architecture and operating system design\u201d Proceedings of ASPLOS IV, April 1991","DOI":"10.1145\/106972.106985"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"M.D. Hill, \u201cA case for direct-mapped caches\u201d, IEEE Computer, Dec 1988","DOI":"10.1109\/2.16187"},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"M.D.Hill, A.J. Smith \u201cEvaluating Associativity in CPU Caches\u201d IEEE Transactions on Computers, Dec. 1989","DOI":"10.1109\/12.40842"},{"key":"24_CR6","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, D.W. Wall \u201cAvailable instruction-level parallelism for superscalar and superpipelined machines \u201c Proceedings of ASPLOS III, April 1989","DOI":"10.1145\/70082.68207"},{"key":"24_CR7","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, \u201cImproving Direct-Mapped Cache Performance by the addition of a Small Fully-Associative Cache and Prefetch Buffers\u201d Proceedings of the 17th International Symposium on Computer Architecture, June 1990","DOI":"10.1145\/325164.325162"},{"key":"24_CR8","doi-asserted-by":"crossref","unstructured":"M. Lam, E. Rothberg and M. Wolf, \u201cThe Cache Performance and Optimizations of Blocked Algorithms\u201d, Proceedings of ASPLOS IV, April 91","DOI":"10.1145\/106972.106981"},{"key":"24_CR9","doi-asserted-by":"crossref","unstructured":"J.R.Larus, \u201cAbstract execution: a technique for Efficiently Tracing Programs\u201d Technical Report, Computer Sciences Departement, University of Wisconsin-Madison, May 1990","DOI":"10.1002\/spe.4380201205"},{"key":"24_CR10","doi-asserted-by":"crossref","unstructured":"J.C. Mogul, A. Borg \u201cThe effect of context switches on cache performance\u201d Proceedings of ASPLOS IV, April 1991","DOI":"10.1145\/106972.106982"},{"key":"24_CR11","doi-asserted-by":"crossref","unstructured":"A. Seznec, \u201cA case for two-way skewed-associative caches\u201d, Proceedings of the 20th International Symposium on Computer Architecture, May 1993","DOI":"10.1145\/165123.165152"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"A. J. Smith \u201cA Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory\u201d IEEE Transactions on Sofware Engineering, March 1978","DOI":"10.1109\/TSE.1978.231482"},{"key":"24_CR13","doi-asserted-by":"crossref","unstructured":"A.J. Smith \u201cCache memories\u201d ACM Computing Surveys, Sept. 1982","DOI":"10.1145\/356887.356892"},{"key":"24_CR14","doi-asserted-by":"crossref","unstructured":"A.J. Smith \u201cLine (block) size choice for CPU cache memories\u201d IEEE Transactions on Computers, Sept. 1987","DOI":"10.1109\/TC.1987.5009537"},{"key":"24_CR15","doi-asserted-by":"crossref","unstructured":"M.D. Smith, M. Johnson, M.A. Horowitz \u201cLimits on multiple instruction issue\u201d Proceedings of ASPLOS III, April 1989","DOI":"10.1145\/70082.68209"}],"container-title":["Lecture Notes in Computer Science","PARLE '93 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-56891-3_24.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T16:06:46Z","timestamp":1605629206000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-56891-3_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540568919","9783540477792"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-56891-3_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}