{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:58:46Z","timestamp":1725663526272},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540568919"},{"type":"electronic","value":"9783540477792"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-56891-3_72","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T11:51:18Z","timestamp":1330257078000},"page":"736-739","source":"Crossref","is-referenced-by-count":1,"title":["Performance modeling of microkernel thread schedulers for shared memory multiprocessors"],"prefix":"10.1007","author":[{"given":"Wim","family":"Velde","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johan","family":"Opsommer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik H.","family":"D'Hollander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,5,27]]},"reference":[{"issue":"12","key":"72_CR1","doi-asserted-by":"crossref","first-page":"1631","DOI":"10.1109\/12.40843","volume":"38","author":"T. E. Anderson","year":"1989","unstructured":"Anderson T.E., Lazowska E.D., Levy H.M., The Performance Implications of Thread Management Alternatives for Shared-Memory Multiprocessors, IEEE Trans. on Computers, Vol. 38, 12, pp. 1631\u20131644, 1989.","journal-title":"IEEE Trans. on Computers"},{"key":"72_CR2","unstructured":"Bull\/INRIA, QNAP2 Users Guide, Simulog, pp. 315, 1992."},{"key":"72_CR3","doi-asserted-by":"crossref","unstructured":"Gupta A., Tucker A., Urushibara S., The Impact of Operating System Scheduling Policies and Synchronization Methods on the Performance of Parallel Applications, ACM, pp. 120\u2013132, 1991.","DOI":"10.1145\/107972.107985"},{"key":"72_CR4","doi-asserted-by":"crossref","first-page":"975","DOI":"10.1109\/12.55702","volume":"39","author":"I. H. Onyuksel","year":"1990","unstructured":"Onyuksel I. H. +, Performance analysis of single-bus multiprocessor modeled as Markovian Queuing network, IEEE Trans. on Computers, Vol. 39, Jul, pp. 975\u2013980, 1990.","journal-title":"IEEE Trans. on Computers"},{"key":"72_CR5","doi-asserted-by":"crossref","unstructured":"Van de Velde W., Opsommer J., D'Hollander E.H., Implementation and Evaluation of Thread Schedulers for Shared Memory Multiprocessors, Internal Report, DG93-4, 1993.","DOI":"10.1007\/3-540-56891-3_72"}],"container-title":["Lecture Notes in Computer Science","PARLE '93 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-56891-3_72.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:06:58Z","timestamp":1605647218000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-56891-3_72"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540568919","9783540477792"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-56891-3_72","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}