{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:59:39Z","timestamp":1725663579905},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540569220"},{"type":"electronic","value":"9783540477877"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-56922-7_19","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T11:53:40Z","timestamp":1330257220000},"page":"225-236","source":"Crossref","is-referenced-by-count":0,"title":["Verification of timing properties of VHDL"],"prefix":"10.1007","author":[{"given":"Costas","family":"Courcoubetis","sequence":"first","affiliation":[]},{"given":"Werner","family":"Damm","sequence":"additional","affiliation":[]},{"given":"Bernhard","family":"Josko","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,27]]},"reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"R. Alur, C. Courcoubetis, and D. Dill. Model-checking for real-time systems. In Proceedings of the 5th Symp. on Logic in Computer Science, pp. 414\u2013425, 1990.","DOI":"10.1109\/LICS.1990.113766"},{"key":"19_CR2","first-page":"340","volume":"630","author":"R. Alur","year":"1992","unstructured":"R. Alur, C. Courcoubetis, N. Halbwachs, D. Dill, and H. Wong-Toi. Minimization of timed transition systems. In CONCUR 92: Theories of Concurrency, LNCS 630, pp. 340\u2013354, 1992.","journal-title":"LNCS"},{"key":"19_CR3","first-page":"322","volume":"443","author":"R. Alur","year":"1990","unstructured":"R. Alur and D. Dill. Automata for modelling real-time systems. In ICALP 90, LNCS 443, pages 322\u2013225, 1990.","journal-title":"LNCS"},{"key":"19_CR4","unstructured":"R. Alur. Techniques for Automatic Verification of Real-Time Systems. Technical report stan-cs-91-1378, Stanford University, 1991."},{"key":"19_CR5","unstructured":"D. Borrione, L. Pierre, and A. Salem. PREVAIL: A proof environment for VHDL descriptions. In Proc. Advanced Research Workshop on Correct Hardware Design Methodologies, pp. 145\u2013168, 1991."},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"C. Courcoubetis, D. Dill, M. Chatzaki, and P. Tzounakis. Verification with real-time COSPAN. In Proceedings CAV 92, 1992.","DOI":"10.1007\/3-540-56496-9_22"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"D. Dill. Timing assumptions and verification of finite-state concurrent systems. In Automatic Verification Methods for Finite State Systems, LNCS 407, 1989.","DOI":"10.1007\/3-540-52148-8_17"},{"key":"19_CR8","unstructured":"W. Damm, B. Josko, and R. Schl\u00f6r. Linking VHDL with formal verification tools: How to generate finite state models out of VHDL designs. Technical report, 1992."},{"key":"19_CR9","unstructured":"Z. Har'El and R. Kurshan. Automatic verification of coordinating systems. In Proc. Workshop on Automatic Verification Methods for Finite-State Systems, 1989."},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"T.A. Henzinger, Z. Manna, and A. Pnueli. Temporal proof methodologies for real-time systems. In Proceedings of the 18th ACM Symposium on Principles of Programming Languages, pp. 353\u2013366, 1991.","DOI":"10.1145\/99583.99629"},{"key":"19_CR11","unstructured":"IEEE standard 1076\u20131987, VHDL language reference manual, 1987."},{"key":"19_CR12","unstructured":"R. Kurshan and B. Gopinath. The selection\/resolution model for coordinating concurrent processes. Technical report, AT&T Bell Laboratories, 1980."},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"R. Kurshan. Analysis of discrete event coordination. LNCS 480, 1990.","DOI":"10.1007\/3-540-52559-9_74"},{"key":"19_CR14","unstructured":"O. Maler, Z. Manna, and A. Pnueli. From timed to hybrid systems. In [15]."},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"J. W. de Bakker, C. Huizing, W.P. de Roever, and G. Rozenberg, editors. Real-Time: Theory in Practice. REX Workshop 1991. LNCS 600, 1992.","DOI":"10.1007\/BFb0031984"},{"key":"19_CR16","unstructured":"K.K. Sabnani, S. Aggarwal, and R.P. Kurshan. A calculus for protocol specification and validation. In Protocol Specification, Testing and Verification, III, 1983."},{"key":"19_CR17","unstructured":"R. Schl\u00f6r and W. Damm. Specification and verification of system-level hardware designs using timing diagrams. EDAC 93."},{"key":"19_CR18","unstructured":"J. van Tassel and D. Hemmendinger. Toward formal verification of VHDL specifications. In L. Claesen, editor, Proc. Workshop on Applied Formal Methods For Correct VLSI Design, pp. 261\u2013270, 1989."}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-56922-7_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:07:09Z","timestamp":1605647229000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-56922-7_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540569220","9783540477877"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-56922-7_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}