{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T03:39:23Z","timestamp":1778297963516,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540569220","type":"print"},{"value":"9783540477877","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-56922-7_3","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T11:54:13Z","timestamp":1330257253000},"page":"15-28","source":"Crossref","is-referenced-by-count":13,"title":["Parametric circuit representation using inductive Boolean functions"],"prefix":"10.1007","author":[{"given":"Aarti","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Allan L.","family":"Fisher","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,27]]},"reference":[{"key":"3_CR1","first-page":"151","volume-title":"Automatic verification of synchronous circuits using symbolic simulation and temporal logic","author":"S. Bose","year":"1990","unstructured":"S. Bose and A. L. Fisher. Automatic verification of synchronous circuits using symbolic simulation and temporal logic. In L. M. J. Claesen, editor, Proceedings of the IFIP International Workshop on Applied Formal Methods for Correct VLSI Design, Belgium, 1989, volume II, pages 151\u2013158. North-Holland, Amsterdam, 1990."},{"key":"3_CR2","volume-title":"A Computational Logic Handbook","author":"R. S. Boyer","year":"1988","unstructured":"R. S. Boyer and J. S. Moore. A Computational Logic Handbook. Academic Press, Boston, 1988."},{"key":"3_CR3","first-page":"40","volume-title":"Efficient implementation of a BDD package","author":"K. S. Brace","year":"1990","unstructured":"K. S. Brace, R. L. Rudell, and R. E. Bryant. Efficient implementation of a BDD package. In Proceedings of the 27th ACM\/IEEE Design Automation Conference, pages 40\u201345. IEEE Computer Society Press, Los Alamitos, CA, June 1990."},{"issue":"8","key":"3_CR4","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R. E. Bryant","year":"1986","unstructured":"R. E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Transactions on Computers, C-35(8):677\u2013691, August 1986.","journal-title":"IEEE Transactions on Computers"},{"key":"3_CR5","volume-title":"Technical Report CMU-CS-87-128","author":"R. E. Bryant","year":"1987","unstructured":"R. E. Bryant. A methodology for hardware verification based on logic simulation. Technical Report CMU-CS-87-128, Computer Science Department, Carnegie Mellon University, Pittsburgh, PA, June 1987."},{"key":"3_CR6","first-page":"428","volume-title":"Symbolic model checking: 1020 states and beyond","author":"J. Burch","year":"1990","unstructured":"J. Burch, E. M. Clarke, K. McMillan, D. Dill, and J. Hwang. Symbolic model checking: 1020 states and beyond. In Proceedings of the Fifth Annual IEEE Symposium on Logic in Computer Science, pages 428\u2013439. IEEE Computer Society Press, Washington, D.C., June 1990."},{"key":"3_CR7","first-page":"43","volume-title":"From HDL Descriptions to Guaranteed Correct Circuit Designs","author":"A. J. Camilleri","year":"1987","unstructured":"A. J. Camilleri, M. J. C. Gordon, and T. F. Melham. Hardware verification using higher-order logic. In D. Borrione, editor. From HDL Descriptions to Guaranteed Correct Circuit Designs, pages 43\u201367. North-Holland, Amsterdam, 1987."},{"key":"3_CR8","volume-title":"Technical Report CMU-CS-92-206","author":"E. Clarke","year":"1992","unstructured":"E. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D. Long, K. McMillan, and L. Ness. Verification of Futurebus+ cache coherence protocol. Technical Report CMU-CS-92-206, School of Computer Science, Carnegie Mellon University, Pittsburgh, PA, October 1992."},{"key":"3_CR9","first-page":"294","volume-title":"Avoiding the state explosion problem in temporal logic model checking algorithms","author":"E. M. Clarke","year":"1987","unstructured":"E. M. Clarke and O. Grumberg. Avoiding the state explosion problem in temporal logic model checking algorithms. In Proceedings of the Sixth Annual ACM Symposium on Principles of Distributed Computing, pages 294\u2013303. ACM, New York, August 1987."},{"key":"3_CR10","first-page":"365","volume-title":"volume 407 of Lecture Notes in Computer Science","author":"O. Coudert","year":"1990","unstructured":"O. Coudert, C. Berthet, and J. C. Madre. Verification of synchronous sequential machines using symbolic execution. In Proceedings of the International Workshop on Automatic Verification Methods for Finite State Systems, Grenoble, France, June 1989, volume 407 of Lecture Notes in Computer Science, pages 365\u2013373. Springer-Verlag, New York, 1990."},{"key":"3_CR11","volume-title":"volume 3 of DIMACS Series in Discrete Mathematics and Theoretical Computer Science","author":"O. Coudert","year":"1991","unstructured":"O. Coudert, J. C. Madre, and C. Berthet. Verifying temporal properties of sequential machines without building their state diagrams. In E. M. Clarke and R. P. Kurshan, editors. Proceedings of the Workshop on Computer-Aided Verification (CAV 90), volume 3 of DIMACS Series in Discrete Mathematics and Theoretical Computer Science. American Mathematical Society, Springer-Verlag, New York, 1991."},{"key":"3_CR12","first-page":"8","volume-title":"High level design: A design vision for the 90's","author":"A. J. Geus de","year":"1992","unstructured":"A. J. de Geus. High level design: A design vision for the 90's. In Proceedings of the IEEE International Conference on Computer Design, page 8. IEEE Computer Society Press, Silver Spring, MD, 1992."},{"key":"3_CR13","first-page":"549","volume-title":"Formal verification of parameterized hardware designs","author":"S. M. German","year":"1985","unstructured":"S. M. German and Y. Wang. Formal verification of parameterized hardware designs. In Proceedings of the IEEE International Conference on Computer Design, pages 549\u2013552. IEEE Computer Society Press, Silver Spring, MD, 1985."},{"key":"3_CR14","volume-title":"Formal Methods in System Design, volume 1 (Nos. 2\/3)","author":"A. Gupta","year":"1992","unstructured":"A. Gupta. Formal hardware verification methods: A survey. In R. K. Brayton, E. M. Clarke, and P. A. Subrahmanyam, editors. Formal Methods in System Design, volume 1 (Nos. 2\/3). Kluwer Academic Publishers, Boston, October 1992."},{"key":"3_CR15","volume-title":"Technical Report CMU-CS-92-129","author":"A. Gupta","year":"1992","unstructured":"A. Gupta and A. L. Fisher. Representation and manipulation of inductive Boolean functions. Technical Report CMU-CS-92-129, School of Computer Science, Carnegie Mellon University, Pittsburgh, PA, April 1992."},{"issue":"4","key":"3_CR16","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1007\/BF00243132","volume":"5","author":"W. A. Hunt Jr","year":"1989","unstructured":"W. A. Hunt, Jr. Microprocessor design verification. Journal of Automated Reasoning, 5(4):429\u2013460, 1989.","journal-title":"Journal of Automated Reasoning"},{"key":"3_CR17","first-page":"239","volume-title":"A structural induction theorem for processes","author":"R. P. Kurshan","year":"1989","unstructured":"R. P. Kurshan and K. L. McMillan. A structural induction theorem for processes. In Proceedings of the Eighth Annual ACM Symposium on Principles of Distributed Computing, pages 239\u2013247. ACM, New York, 1989."},{"key":"3_CR18","unstructured":"K. L. McMillan and J. Schwalbe. Formal verification of the Encore Gigamax cache consistency protocol. In Proceedings of the International Symposium on Shared Memory Multiprocessors, 1991."},{"key":"3_CR19","first-page":"628","volume-title":"Inductive verification of iterative systems","author":"J.-K. Rho","year":"1992","unstructured":"J.-K. Rho and F. Somenzi. Inductive verification of iterative systems. In Proceedings of the 29th ACM\/IEEE Design Automation Conference, pages 628\u2013633. IEEE Computer Society Press, Los Alamitos, CA, June 1992."},{"key":"3_CR20","volume-title":"Correctness proofs of parameterized hardware modules in the Cathedral-II synthesis environment","author":"D. Verkest","year":"1990","unstructured":"D. Verkest, P. Johannes, L. Claesen, and H. De Man. Correctness proofs of parameterized hardware modules in the Cathedral-II synthesis environment. In Proceedings of the European Design Automation Conference Glasgow. IEEE Computer Society Press, Washington, D.C., 1990."},{"key":"3_CR21","first-page":"68","volume-title":"volume 407 of Lecture Notes in Computer Science","author":"P. Wolper","year":"1990","unstructured":"P. Wolper and V. Lovinfosse. Verifying properties of large sets of processes with network invariants. In Proceedings of the International Workshop on Automatic Verification Methods for Finite State Systems, Grenoble, France, June 1989, volume 407 of Lecture Notes in Computer Science, pages 68\u201380. Springer-Verlag, New York, 1990."}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-56922-7_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T00:57:35Z","timestamp":1619571455000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-56922-7_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540569220","9783540477877"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-56922-7_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[1993]]}}}