{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:48Z","timestamp":1725663708360},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540570912"},{"type":"electronic","value":"9783540479024"}],"license":[{"start":{"date-parts":[[1993,1,1]],"date-time":"1993-01-01T00:00:00Z","timestamp":725846400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-57091-8_29","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T12:01:57Z","timestamp":1330257717000},"page":"52-60","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["ORCA: A new architecture for high-performance FPGAs"],"prefix":"10.1007","author":[{"given":"D.","family":"Hill","sequence":"first","affiliation":[]},{"given":"B.","family":"Britton","sequence":"additional","affiliation":[]},{"given":"B.","family":"Oswald","sequence":"additional","affiliation":[]},{"given":"N. -S.","family":"Woo","sequence":"additional","affiliation":[]},{"given":"S.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"C. -T.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"B.","family":"Krambeck","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,3]]},"reference":[{"issue":"No.2","key":"6_CR1","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/43.205013","volume":"12","author":"D. Hill","year":"1993","unstructured":"D. Hill, N-S Woo, \u201cThe Benefits of Flexibility in Lookup Table-Based FPGAs\u201d, IEEE Transaction on CAD, Vol. 12, No. 2, pp. 349\u2013353, February, 1993.","journal-title":"IEEE Transaction on CAD"},{"issue":"No.5","key":"6_CR2","doi-asserted-by":"crossref","first-page":"1217","DOI":"10.1109\/4.62145","volume":"25","author":"J. Rose","year":"1990","unstructured":"J. Rose, R. Frances, D. Lewis, P. Chow, \u201cArchitecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency,\u201d IEEE Journal of Solid State Circuits, Vol. 25. No. 5, pp. 1217\u20131225, October 1990.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"6_CR3","unstructured":"D. Hill, D. Cassiday, \u201cPreliminary Description of Tabula Rasa: An Electrically Reconfigurable Hardware Engine,\u201d International Conference on Computer and Design 1990"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"D. Hill, \u201cA CAD System for the Design of Field Programmable Gate Arrays,\u201d Proc. of the 28th Design Automation Conference, June,1991","DOI":"10.1145\/127601.127662"},{"key":"6_CR5","unstructured":"D. Hill, \u201cA Specialized CAD Tool for Laying out a New FPGA Block,\u201d 3rd Physical Design Workshop, 1991."},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"N-S Woo, \u201cA Heuristic Method for FPGA Technology Mapping based on the Edge Visibility,\u201d Proc. of the 28th Design Automation Conference, pp. 248\u2013251, June 1991.","DOI":"10.1145\/127601.127675"},{"key":"6_CR7","unstructured":"N-S Woo, \u201cATOM: Technology Mapping of Sequential Circuits for Lookup Table-based FPGAs,\u201d AT&T Bell Laboratories, Technical Report, November 1991."},{"key":"6_CR8","unstructured":"N-S Woo, M. Cantone, \u201cScuba: A Synthesis System from Module-based Description of Structured Circuits to ORCA FPGA,\u201d AT&T Bell Laboratories, Technical Report, September 1992."},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"N-S Woo, J. Kim, \u201cAn Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation,\u201d To be presented at the 30th Design Automation Conference, June 1993.","DOI":"10.1145\/157485.164669"},{"key":"6_CR10","unstructured":"Xilinx Programmable Gate Array User's Guide, Xilinx Corp., 1988."},{"key":"6_CR11","unstructured":"ATT 3000 Series Field-Programmable gate Arrays, AT&T Microelectronics, August 1991."},{"key":"6_CR12","unstructured":"Technical Data Book: XC 4000 Logic Cell Array Family, Xilinx, Corp., 1990."},{"key":"6_CR13","unstructured":"ODS: ORCA Design System, AT&T Microelectronics, January 1993."},{"key":"6_CR14","unstructured":"PREP Benchmark Examples, Programmable Electronics Performance Corporation, September, 1992."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-57091-8_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T12:33:02Z","timestamp":1558269182000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-57091-8_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540570912","9783540479024"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-57091-8_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]},"assertion":[{"value":"3 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}