{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:40Z","timestamp":1725663700246},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540570912"},{"type":"electronic","value":"9783540479024"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-57091-8_33","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T12:01:15Z","timestamp":1330257675000},"page":"88-95","source":"Crossref","is-referenced-by-count":1,"title":["Self-organizing Kohonen maps for FPGA placement"],"prefix":"10.1007","author":[{"given":"David C.","family":"Blight","sequence":"first","affiliation":[]},{"given":"Robert D.","family":"McLeod","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,3]]},"reference":[{"issue":"No.9","key":"10_CR1","doi-asserted-by":"publisher","first-page":"1464","DOI":"10.1109\/5.58325","volume":"78","author":"T. Kohonen","year":"1990","unstructured":"Kohonen,T.: The Self Organizing Map. Proceedings of the IEEE. Vol. 78 No. 9 (1990) pp.1464\u20131480.","journal-title":"Proceedings of the IEEE"},{"doi-asserted-by":"crossref","unstructured":"McClelland,J.L., Rumelhart D.E.: Explorations in Parallel Distributed Processing. MIT Press (1988).","key":"10_CR2","DOI":"10.1016\/B978-1-4832-1446-7.50010-8"},{"key":"10_CR3","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"Kirkpatrick S., Gelatt C.D., Veechi M.P.: Optimization by simulated annealing. Science 220 (1983) pp. 671\u2013680.","journal-title":"Science"},{"unstructured":"Xilinx, The Programmable gate Array Data Book, Xilinx 1991.","key":"10_CR4"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-57091-8_33.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:07:59Z","timestamp":1605647279000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-57091-8_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540570912","9783540479024"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/3-540-57091-8_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}