{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:39Z","timestamp":1725663699267},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540570912"},{"type":"electronic","value":"9783540479024"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-57091-8_35","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T12:01:10Z","timestamp":1330257670000},"page":"106-111","source":"Crossref","is-referenced-by-count":4,"title":["New application of FPGAs to programmable digital communication circuits"],"prefix":"10.1007","author":[{"given":"Naohisa","family":"Ohta","sequence":"first","affiliation":[]},{"given":"Kazuhisa","family":"Yamada","sequence":"additional","affiliation":[]},{"given":"Akihiro","family":"Tsutsui","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Nakada","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,3]]},"reference":[{"unstructured":"H.C.Hsieh, K.Duong, J.Y.Ya, R.Kanazawa, L.T.Ngo, L.G.Tinkey, S.Carter, and R.H.Freeman, \u201cA second generation user-programmable gate array,\u201d Proc. IEEE Custom Integrated Circuit Conference, pp. 515\u2013521, 1987.","key":"12_CR1"},{"issue":"No.5","key":"12_CR2","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1016\/0141-9331(89)90086-0","volume":"13","author":"A. Haines","year":"1989","unstructured":"A.Haines, \u201cField programmable gate array with non-volatile configuration,\u201d Microprocessors and Microsystems, Vol.13, No.5, pp.305\u2013312, 1989.","journal-title":"Microprocessors and Microsystems"},{"issue":"No.3","key":"12_CR3","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1109\/TCAD.1987.1270277","volume":"CAD-6","author":"Y. Nakamura","year":"1987","unstructured":"Y.Nakamura, \u201cAn integrated logic design environment based on behavioral description,\u201d IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, Vol.CAD-6, No.3, pp.322\u2013336, 1987.","journal-title":"IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems"},{"unstructured":"K.Yamada, H.Nakada, A.Tsutsui, and N.Ohta, \u201cA Study on Transport Processing Circuit Design using High Level Design System,\u201d 1992 Spring Natl. Conv. Rec. IEICE, A-102.","key":"12_CR4"},{"unstructured":"CCITT Recommendation G.707,G708,G709: Blue Book, 1989.","key":"12_CR5"},{"unstructured":"Xilinx, Inc., Programmable Gate Array Data Book, 1991.","key":"12_CR6"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-57091-8_35.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T00:58:09Z","timestamp":1619571489000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-57091-8_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540570912","9783540479024"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-57091-8_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}