{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:52Z","timestamp":1725663712099},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540570912"},{"type":"electronic","value":"9783540479024"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-57091-8_41","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T07:01:27Z","timestamp":1330239687000},"page":"162-173","source":"Crossref","is-referenced-by-count":2,"title":["A highly parallel FPGA-based machine and its formal verification"],"prefix":"10.1007","author":[{"given":"Paul","family":"Shaw","sequence":"first","affiliation":[]},{"given":"George","family":"Milne","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,3]]},"reference":[{"key":"18_CR1","volume-title":"Proceeding of the Advanced Research Workshop on Correct Hardware Design Methodologies","author":"A. Bailey","year":"1992","unstructured":"Andrew Bailey, George McCaskill, Jim McIntosh, and George Milne. The description and automatic verification of digital circuits in Circal. In P. Camurati and P. Prinetto, editors, Proceeding of the Advanced Research Workshop on Correct Hardware Design Methodologies. Elsevier\/North-Holland, 1992. Workshop held from June 12\u201314, 1991, Turin, Italy."},{"key":"18_CR2","unstructured":"Andrew Bailey, George A. McCaskill, and George J. Milne. An exercise in the automatic verification of asynchronous designs. Technical Report HDV-26-93, Department of Computer Science, University of Strathclyde, January 1993."},{"key":"18_CR3","unstructured":"Andrew Bailey and George Milne. Using Circal to analyse Sutherland's asynchronous micropipeline design style. Technical Report HDV-13-91, Department of Computer Science, University of Strathclyde, May 1991."},{"key":"18_CR4","unstructured":"Erik Brunvand and Robert F. Sproull. Translating concurrent communicating programs into delay-insensitive circuits. Technical Report CMU-CS-89-126, School of Computer Science, Carnegie Mellon University, April 1989."},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"J. A. Brzozowski and J. C. Ebergen. Recent developments in the design of asynchronous circuits. Technical Report CS-89-18, Computing Science Department, University of Waterloo, May 1989.","DOI":"10.1007\/3-540-51498-8_8"},{"key":"18_CR6","unstructured":"J. A. Brzozowski and Jo C. Ebergen. On the delay-sensitivity of gate networks. Computing Science Notes 90\/05. Department of Mathematics and Computing Science, Eindhoven University of Technology, June 1990."},{"key":"18_CR7","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/58562.59301","volume":"36","author":"J. A. Brzozowski","year":"1989","unstructured":"J. A. Brzozowski and C-J. Seger. A unified framework for race analysis of asynchronous networks. Journal of the Association of Computing Machinery, 36:20\u201345, 1989.","journal-title":"Journal of the Association of Computing Machinery"},{"key":"18_CR8","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/TC.1979.1675317","volume":"28","author":"J. A. Brzozowski","year":"1979","unstructured":"J. A. Brzozowski and Michael Yoeli. On a ternary model of gate networks. IEEE Transactions on Computers, 28:178\u2013184, 1979.","journal-title":"IEEE Transactions on Computers"},{"key":"18_CR9","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/BF02252954","volume":"5","author":"J. C. Ebergen","year":"1991","unstructured":"Jo C. Ebergen. A formal approach to designing delay-insensitive circuits. Distributed Computing, 5:107\u2013119, 1991.","journal-title":"Distributed Computing"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Jo C. Ebergen. Parallel computations and delay-insensitive circuits. Technical Report CS-91-05, Department of Computer Science, University of Waterloo, January 1991.","DOI":"10.1007\/978-1-4471-3182-3_7"},{"key":"18_CR11","unstructured":"Jo C. Ebergen and Sylvain Gingras. An asynchronous stack with constant response time. Submitted to the TALI '92 workshop, 1992."},{"key":"18_CR12","unstructured":"Jo C. Ebergen and Ad M. G. Peeters. Modulo-n counters: Design and analysis of delay-insensitive circuits. In J. Staunstrup and R. Sharp, editors, Proceedings of the Second IFIP Workshop on Designing Correct Circuits. North-Holland, 1992."},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"C. A. R. Hoare. Communicating Sequential Processes. Prentice-Hall, 1985.","DOI":"10.1007\/978-3-642-82921-5_4"},{"key":"18_CR14","unstructured":"Inmos. A Tutorial Introduction to occam Programming. BSP Professional Books, 1989."},{"key":"18_CR15","unstructured":"Tom Kean. Configurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation. PhD thesis, University of Edinburgh, Dec 1989."},{"key":"18_CR16","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1007\/BF01660034","volume":"1","author":"A. J. Martin","year":"1986","unstructured":"Alain J. Martin. Compiling communicating processes into delay-insensitive VLSI circuits. Distributed Computing, 1:226\u2013234, 1986.","journal-title":"Distributed Computing"},{"key":"18_CR17","unstructured":"George McCaskill. The XCircal user guide and reference manual. Technical Report HDV-18-91, Department of Computer Science, University of Strathclyde, October 1991."},{"key":"18_CR18","doi-asserted-by":"crossref","unstructured":"George J. Milne. Circal and the representation of communication, concurrency and time. Association of Computing Machinery Transactions on Programming Languages and Systems, 7(2), 1985.","DOI":"10.1145\/3318.3322"},{"key":"18_CR19","doi-asserted-by":"crossref","unstructured":"George J. Milne. The formal description and verification of hardware timing. IEEE Transactions on Computers, 40(7), 1991.","DOI":"10.1109\/12.83619"},{"issue":"6","key":"18_CR20","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"I. E. Sutherland","year":"1989","unstructured":"Ivan E. Sutherland. Micropipelines. Communications of the Association of Computing Machinery, 32(6):720\u2013738, June 1989.","journal-title":"Communications of the Association of Computing Machinery"},{"key":"18_CR21","doi-asserted-by":"crossref","unstructured":"Kees van Berkel, Joep Kessels, Marly Roncken, Ronald Saeijs, and Frits Schalij. The VLSI-programming language Tangram and its translation into handshake circuits. In The European Design and Automation Conference, 1991.","DOI":"10.1109\/EDAC.1991.206431"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-57091-8_41.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,31]],"date-time":"2021-12-31T00:11:31Z","timestamp":1640909491000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-57091-8_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540570912","9783540479024"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-57091-8_41","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}