{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:46Z","timestamp":1725663706544},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540570912"},{"type":"electronic","value":"9783540479024"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-57091-8_44","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T12:01:45Z","timestamp":1330257705000},"page":"192-198","source":"Crossref","is-referenced-by-count":2,"title":["Using FPGAs to prototype a self-timed computer"],"prefix":"10.1007","author":[{"given":"Erik","family":"Brunvand","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,3]]},"reference":[{"key":"21_CR1","unstructured":"Erik Brunvand. A cell set for self-timed design using actel FPGAs. Technical Report UUCS-91-013, University of Utah, 1991."},{"key":"21_CR2","unstructured":"Erik Brunvand. Implementing self-timed systems with FPGAs. In W. R. Moore and W. Luk, editors, FPGAs, chapter 6.2, pages 312\u2013323. Abingdon EE&CS Books, 1991."},{"key":"21_CR3","unstructured":"Erik Brunvand. Translating Concurrent Communicating Programs into Asynchronous Circuits. PhD thesis, Carnegie Mellon University, 1991. Available as Technical Report CMU-CS-91-198."},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"J. R. Goodman, J Hsieh, K Liou, A. R. Pleszkun, P. B. Schechter, and H. C. Young. PIPE: A VLSI decoupled architecture. In 12th Annual International Symposium on Computer Architecture, pages 20\u201327. IEEE Computer Society, June 1985.","DOI":"10.1145\/327070.327117"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Alain J. Martin. Compiling communicating processes into delay insensitive circuits. Distributed Computing, 1(3), 1986.","DOI":"10.1007\/BF01660034"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"Ivan Sutherland. Micropipelines. CACM, 32(6), 1989.","DOI":"10.1145\/63526.63532"},{"key":"21_CR7","unstructured":"ViewLogic Corporation. Workview Reference Manual, 1991."},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Wm. A. Wulf. The WM computer architecture. Computer Architecture News, 16(1), March 1988.","DOI":"10.1145\/44571.44577"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-57091-8_44.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:08:01Z","timestamp":1605647281000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-57091-8_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540570912","9783540479024"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-57091-8_44","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}