{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:01:48Z","timestamp":1725663708774},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540570912"},{"type":"electronic","value":"9783540479024"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-57091-8_46","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T12:01:49Z","timestamp":1330257709000},"page":"211-217","source":"Crossref","is-referenced-by-count":3,"title":["Novel high performance machine paradigms and fast-turnaround ASIC design methods: A consequence of, and, a challenge to, field-programmable logic"],"prefix":"10.1007","author":[{"given":"A.","family":"Ast","sequence":"first","affiliation":[]},{"given":"R.","family":"Hartenstein","sequence":"additional","affiliation":[]},{"given":"R.","family":"Kress","sequence":"additional","affiliation":[]},{"given":"H.","family":"Reinig","sequence":"additional","affiliation":[]},{"given":"K.","family":"Schmidt","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,3]]},"reference":[{"key":"23_CR1","unstructured":"P. A. Kaufmann: Wanted: Tools for Validation, Iteration; Computer Design, December 1989"},{"key":"23_CR2","unstructured":"M. D'Amour, et al.: ASIC Emulation cuts Design Risc; High Performance Systems, October 1989"},{"key":"23_CR3","unstructured":"L. Lindh, K. D. M\u00fcller-Glaser, H. Rauch: A Real Time Kernel \u2014 Rapid Prototyping With VHDL and FPGAs; (submitted for this workshop)"},{"key":"23_CR4","unstructured":"I. Buchanan, T. A. Kean: The Use of FPGAs in a Novel Computing Subsystem; Proc. 1st Int'l ACM\/SIGDA Workshop on Field-programmable Logic, Berkeley, CA, 1992"},{"key":"23_CR5","unstructured":"P. Bertin, D. Roncin, J. Vuillemin: Introduction to Programmable Active Memories; Proc. 3rd Int'l Conf. on Systolic Arrays, Kilarney, Ireland, May 1989."},{"key":"23_CR6","unstructured":"J. P. Gray, T. A. Kean: Configurable Hardware: A New Paradigm for Computation; in: (ed.) C. L. Seitz: Advanced Research in VLSI; MIT Press, 1989"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"R.W. Hartenstein, A.G. Hirschbiel, M.Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; CONPAR '90 \u2014 VAPP IV, Z\u00fcrich, Schweiz, Sept. 1990.","DOI":"10.1007\/3-540-53065-7_87"},{"key":"23_CR8","unstructured":"R. W. Hartenstein, A. G. Hirschbiel, M. Riedm\u00fcller, K. Schmidt, M. Weber: A High Performance Machine Paradigm Based on Auto-Sequencing Data Memory; HICSS-24 Hawaii International Conference on System Sciences, Poipu, Koloa, Hawaii, USA, January 1991"},{"key":"23_CR9","unstructured":"R. W. Hartenstein, A. G. Hirschbiel, M. Weber: MoM \u2014 Map Oriented Machine; in: Ambler et al.: (Preprints Int'l Workshop on) Hardware Accelerators, Oxford 1987, Adam Hilger, Bristol 1988"},{"key":"23_CR10","unstructured":"R. Hartenstein, A.G. Hirschbiel, M.Weber: The Machine Paradigm of Xputers and its Application to Digital Signal Processing Acceleration; 1990 Int'l Conf. on Parallel Processing, St. Charles, Ill, USA, Aug 1990."},{"key":"23_CR11","unstructured":"M. Weber: An Application Development Method for Xputers; Ph. D. dissertation, Fachbereich f\u00fcr Informatik, Universit\u00e4t Kaiserslautern, December 1990"},{"key":"23_CR12","unstructured":"A. G. Hirschbiel: A Novel Processor Architecture based on Auto Data Sequencing and Low Level Parallelism; Ph. D. dissertation, Fachbereich f\u00fcr Informatik, Universit\u00e4t Kaiserslautern, 1991"},{"key":"23_CR13","unstructured":"R. W. Hartenstein, K. Schmidt, H. Reinig, M. Weber: A Novel Compilation Technique for a Machine Paradigm Based on Field-Programmable Logic; in Will Moore, Wayne Luk (ed.): FPGAs; Abingdon EE&CS Books, Abingdon, 1991; revised reprint from: Proc. Int'l Workshop on Field Programmable Logic and Applications, Oxford, UK 1991"},{"key":"23_CR14","volume-title":"Chiricozzi, D'Amico: Parallel Processing and Applications","author":"R. W. Hartenstein","year":"1988","unstructured":"R. W. Hartenstein, A. G. Hirschbiel, M. Weber: MoM \u2014 Map Oriented Machine, in: Chiricozzi, D'Amico: Parallel Processing and Applications, North Holland, Amsterdam \/ New York 1988."},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, A. Hirschbiel, K. Lemmert, M. Riedm\u00fcller, K. Schmidt, M. Weber: Xputer Use in Image Processing and Digital Signal Proccessing; SPIE (Soc. of Photo-optical Instrumentation Engineers) Conf. on Visual Communication and Image Processing, Lausanne, Switzerland, 1990","DOI":"10.1117\/12.24266"},{"key":"23_CR16","doi-asserted-by":"crossref","unstructured":"R.W. Hartenstein, A.G. Hirschbiel, M. Riedm\u00fcller, K. Schmidt, M.Weber: Automatic Synthesis of Cheap Hardware Accelerators for Signal Processing and Image Preprocessing; 12. DAGM-Symposium Mustererkennung, Oberkochen-Aalen, September 1990.","DOI":"10.1007\/978-3-642-84305-1_49"},{"key":"23_CR17","volume-title":"Algorithms and Parallel Architecture","author":"R.W. Hartenstein","year":"1991","unstructured":"R.W. Hartenstein, A.G. Hirschbiel, M. Weber: The Machine Paradigm of Xputers and its Application to Digital Signal Processing Acceleration; in: Deprettre (ed.): Algorithms and Parallel Architecture; North Holland, Amsterdam, 1991"},{"key":"23_CR18","doi-asserted-by":"crossref","unstructured":"R.W. Hartenstein, A.G. Hirschbiel, M.Weber: Using Xputers as Universal Accelerators for Neuro Network Simulation and its Applications; Int'l Neural Network Conference, INNC 90, Paris, France, July 1990.","DOI":"10.1007\/978-94-009-0643-3_40"},{"key":"23_CR19","unstructured":"R. Hartenstein, A. Hirschbiel, H. Riedm\u00fcller, K. Schmidt, M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; Info-Japan (International Conference on Information Technology), Tokyo, Japan, Oct. 1990"},{"key":"23_CR20","unstructured":"R. W. Hartenstein, H. Reinig, M. Riedm\u00fcller, K. Schmidt: A Novel Computational Paradigm: Much More Efficient Than Von Neumann Principles; 13th IMACS World Congress, Dublin Ireland, July 1991"},{"key":"23_CR21","volume-title":"Xputers \u2014 An Open Family of Non von Neumann Architectures","author":"R.W. Hartenstein","year":"1990","unstructured":"R.W. Hartenstein, A.G. Hirschbiel, M. Weber: Xputers \u2014 An Open Family of Non von Neumann Architectures; Proc. of 11th ITG\/GI-Conference: Architektur von Rechensystemen, M\u00fcnchen, M\u00e4rz 1990, VDE-Verlag, Berlin, 1990."},{"key":"23_CR22","volume-title":"MoM \u2014 a partly Custom-Designed Architecture compared to Standard Hardware","author":"R. Hartenstein","year":"1989","unstructured":"R. Hartenstein, A. Hirschbiel, M. Weber: MoM \u2014 a partly Custom-Designed Architecture compared to Standard Hardware; Proc. IEEE Comp Euro '89, Hamburg, FRG, IEEE Press, Washington, DC, 1989"},{"issue":"No.7","key":"23_CR23","doi-asserted-by":"crossref","first-page":"975","DOI":"10.1109\/4.92017","volume":"26","author":"R. W. Hartenstein","year":"1991","unstructured":"R. W. Hartenstein, A. G. Hirschbiel, M. Riedm\u00fcller, K. Schmidt, M. Weber: A Novel ASIC Design Approach Based on a New Machine Paradigm; IEEE Journal of Solid-State Circuits, Vol. 26, No. 7, pp. 975\u2013989, July 1991; revised reprint from: Proc. ESSCIRC \u2014 European Solid-State Circuits Conference '90, Grenoble, Frankreich, September 1990","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"23_CR24","volume-title":"Using Xputers as Inexpensive Universal Accelerators in Digital Signal Processing","author":"A. Ast","year":"1990","unstructured":"A. Ast, et al.: Using Xputers as Inexpensive Universal Accelerators in Digital Signal Processing; BILCON Int'l Conf. on New Trends in Signal Processing, Communication and Control, Ankara, Turkey, July 1990, North Holland, Amsterdam 1990"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-57091-8_46.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:08:01Z","timestamp":1605647281000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-57091-8_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540570912","9783540479024"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/3-540-57091-8_46","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}